Test CI/CD setup by ZhanruiSunCh · Pull Request #12028 · NVIDIA/TensorRT-LLM

ZhanruiSunCh · 2026-03-09T09:13:57Z

@coderabbitai summary

Description

Test Coverage

PR Checklist

Please review the following before submitting your PR:

PR description clearly explains what and why. If using CodeRabbit's summary, please make sure it makes sense.
PR Follows TRT-LLM CODING GUIDELINES to the best of your knowledge.
Test cases are provided for new code paths (see test instructions)
Any new dependencies have been scanned for license and vulnerabilities
CODEOWNERS updated if ownership changes
Documentation updated as needed
Update tava architecture diagram if there is a significant design change in PR.
The reviewers assigned automatically/manually are appropriate for the PR.
Please check this after reviewing the above items as appropriate for this PR.

GitHub Bot Help

To see a list of available CI bot commands, please comment /bot help.

…otron-h model (NVIDIA#11470) Signed-off-by: Wanli Jiang <35160485+Wanli-Jiang@users.noreply.github.com>

Signed-off-by: Venky <23023424+venkywonka@users.noreply.github.com> Signed-off-by: Fadi Saady <fsaady@nvidia.com> Co-authored-by: Venky <23023424+venkywonka@users.noreply.github.com>

NVIDIA#11573) Signed-off-by: Dan Hansen <1+dhansen-nvidia@users.noreply.github.com> Signed-off-by: dhansen-nvidia <218031328+dhansen-nvidia@users.noreply.github.com> Co-authored-by: Dan Hansen <1+dhansen-nvidia@users.noreply.github.com> Co-authored-by: Venky <23023424+venkywonka@users.noreply.github.com>

…spec dec (NVIDIA#11438) Signed-off-by: ziyixiong-nv <219238287+ziyixiong-nv@users.noreply.github.com>

Signed-off-by: Iman Tabrizian <10105175+tabrizian@users.noreply.github.com>

Signed-off-by: Mike Iovine <6158008+mikeiovine@users.noreply.github.com>

…NVIDIA#11746) Signed-off-by: Yao Yao <lowsfer@users.noreply.github.com>

…nfig (NVIDIA#11660) Signed-off-by: Shreyas Misra <shreyasm@nvidia.com>

Signed-off-by: Tracin <10434017+Tracin@users.noreply.github.com>

Signed-off-by: TensorRT LLM <90828364+tensorrt-cicd@users.noreply.github.com>

Signed-off-by: Yuanjing Xue <197832395+yuanjingx87@users.noreply.github.com> Signed-off-by: Yanchao Lu <yanchaol@nvidia.com> Co-authored-by: Yanchao Lu <yanchaol@nvidia.com>

Signed-off-by: qqiao <qqiao@nvidia.com>

NVIDIA#11167) Signed-off-by: Balaram Buddharaju <169953907+brb-nv@users.noreply.github.com>

… multi-GPU mode (NVIDIA#11739) Signed-off-by: Yiyun Lu <55233584+luyiyun1021@users.noreply.github.com>

Signed-off-by: Yao Yao <lowsfer@users.noreply.github.com>

Signed-off-by: xinhe-nv <200704525+xinhe-nv@users.noreply.github.com>

NVIDIA#11742) Signed-off-by: xinhe-nv <200704525+xinhe-nv@users.noreply.github.com> Signed-off-by: FredricZ-2007 <226039983+fredricz-20070104@users.noreply.github.com> Co-authored-by: xinhe-nv <200704525+xinhe-nv@users.noreply.github.com>

…VIDIA#11749) Signed-off-by: Jiagan Cheng <jiaganc@nvidia.com>

… xgrammar in disaggregated serving (NVIDIA#11773) Signed-off-by: ziyixiong-nv <219238287+ziyixiong-nv@users.noreply.github.com>

…Qwen3/Qwen3-8B] (NVIDIA#11785) Signed-off-by: Jin Li <59594262+liji-nv@users.noreply.github.com>

NVIDIA#11657)

…de in disagg (NVIDIA#11727) Signed-off-by: Balaram Buddharaju <169953907+brb-nv@users.noreply.github.com>

NVIDIA#11693) Signed-off-by: Derek Pitman <dpitman@nvidia.com> Co-authored-by: Claude Sonnet 4.6 <noreply@anthropic.com>

…pus flaky assertions. (NVIDIA#11725) Signed-off-by: Zheyu Fu <zheyuf@NVIDIA.com>

NVIDIA#11689) Signed-off-by: Zhu Yang <zyang@modular.com>

Signed-off-by: Balaram Buddharaju <169953907+brb-nv@users.noreply.github.com>

Signed-off-by: TensorRT LLM <90828364+tensorrt-cicd@users.noreply.github.com>

…A#11724) Signed-off-by: Kanghwan Jang <861393+karljang@users.noreply.github.com>

…cu (NVIDIA#11703) Signed-off-by: Min Yu <171526537+yumin066@users.noreply.github.com>

…to AGENTS.md (NVIDIA#11803)

Signed-off-by: Junyi Xu <219237550+JunyiXu-nv@users.noreply.github.com>

…a2_mixer (NVIDIA#11473) Signed-off-by: Wanli Jiang <35160485+Wanli-Jiang@users.noreply.github.com>

Signed-off-by: TensorRT LLM <90828364+tensorrt-cicd@users.noreply.github.com>

Signed-off-by: Chenghao Zhang <211069071+nvchenghaoz@users.noreply.github.com> Co-authored-by: Claude Opus 4.6 <noreply@anthropic.com>

Signed-off-by: Yuanjing Xue <197832395+yuanjingx87@users.noreply.github.com>

Signed-off-by: peaceh <103117813+peaceh-nv@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

Signed-off-by: Yukun He <23156053+hyukn@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

Signed-off-by: yingguo-trt <244492186+yingguo-trt@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

…mand help to work. (NVIDIA#11722) Signed-off-by: Frank Di Natale <3429989+FrankD412@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

…ing hang with asymmetric PP/TP (NVIDIA#11789) Signed-off-by: Iman Tabrizian <10105175+tabrizian@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

…1779) Signed-off-by: Mindy Li <11663212+limin2021@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

Signed-off-by: yuhangh <58161490+heyuhhh@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

Signed-off-by: bhsueh <11360707+byshiue@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

Signed-off-by: Patrice Castonguay <55748270+pcastonguay@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

Signed-off-by: nv-guomingz <137257613+nv-guomingz@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

Signed-off-by: yingguo-trt <244492186+yingguo-trt@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

full:DGX_H100/unittest/_torch/auto_deploy/unit/multigpu/transformations/library/test_bmm_sharding.py::test_sharding[1-1] SKIP (https://nvbugs/5936322) is duplicated by unittest/_torch/auto_deploy/unit/multigpu/transformations/library/test_bmm_sharding.py::test_sharding[1-1] SKIP (https://nvbugs/5875203). Signed-off-by: Yanchao Lu <yanchaol@nvidia.com>

…VIDIA#12002) Signed-off-by: Chenfei Zhang <chenfeiz@nvidia.com>

Signed-off-by: ZhanruiSunCh <184402041+ZhanruiSunCh@users.noreply.github.com>

ZhanruiSunCh · 2026-03-09T09:14:08Z

/bot run --stage-list ""

tensorrt-cicd · 2026-03-09T09:20:28Z

PR_Github #38238 [ run ] triggered by Bot. Commit: ae00b20 Link to invocation

tensorrt-cicd · 2026-03-09T10:16:10Z

PR_Github #38238 [ run ] completed with state SUCCESS. Commit: ae00b20
/LLM/main/L0_MergeRequest_PR pipeline #29627 (Partly Tested) completed with status: 'SUCCESS'

Link to invocation

ZhanruiSunCh · 2026-03-09T10:34:28Z

/bot run --skip-test

tensorrt-cicd · 2026-03-09T10:39:57Z

PR_Github #38249 [ run ] triggered by Bot. Commit: ae00b20 Link to invocation

tensorrt-cicd · 2026-03-09T12:02:37Z

PR_Github #38249 [ run ] completed with state SUCCESS. Commit: ae00b20
/LLM/main/L0_MergeRequest_PR pipeline #29633 (Partly Tested) completed with status: 'FAILURE'

⚠️ Action Required:

Please check the failed tests and fix your PR
If you cannot view the failures, ask the CI triggerer to share details
Once fixed, request an NVIDIA team member to trigger CI again

Link to invocation

ZhanruiSunCh · 2026-03-09T15:05:26Z

/bot run

tensorrt-cicd · 2026-03-09T15:11:13Z

PR_Github #38282 [ run ] triggered by Bot. Commit: ae00b20 Link to invocation

tensorrt-cicd · 2026-03-09T16:22:23Z

PR_Github #38282 [ run ] completed with state SUCCESS. Commit: ae00b20
/LLM/main/L0_MergeRequest_PR pipeline #29663 completed with status: 'FAILURE'

⚠️ Action Required:

Please check the failed tests and fix your PR
If you cannot view the failures, ask the CI triggerer to share details
Once fixed, request an NVIDIA team member to trigger CI again

Link to invocation

Wanli-Jiang and others added 30 commits February 26, 2026 19:16

[None][feat] Support tensor parallelism of trtllm moe backend for nem…

e56397d

…otron-h model (NVIDIA#11470) Signed-off-by: Wanli Jiang <35160485+Wanli-Jiang@users.noreply.github.com>

[None][test] Add tests for all database configs. (NVIDIA#11653)

41dd9e0

Signed-off-by: Venky <23023424+venkywonka@users.noreply.github.com> Signed-off-by: Fadi Saady <fsaady@nvidia.com> Co-authored-by: Venky <23023424+venkywonka@users.noreply.github.com>

[TRTLLM-10886][feat] Support PARD(Parallel Draft Model) in one-model …

80aa8ca

…spec dec (NVIDIA#11438) Signed-off-by: ziyixiong-nv <219238287+ziyixiong-nv@users.noreply.github.com>

[None][fix] Fix disagg cancellation (NVIDIA#11730)

cde2592

Signed-off-by: Iman Tabrizian <10105175+tabrizian@users.noreply.github.com>

[None][fix] Use prefer_pinned() in pard.py (NVIDIA#11762)

a7b17f3

Signed-off-by: Mike Iovine <6158008+mikeiovine@users.noreply.github.com>

[None][fix] Make KVCacheManagerV2 release mem immediately on shutdown (…

3e12071

…NVIDIA#11746) Signed-off-by: Yao Yao <lowsfer@users.noreply.github.com>

[TRTLLM-11115][feat] enable autotuner for visual gen + Compilation Co…

097ecea

…nfig (NVIDIA#11660) Signed-off-by: Shreyas Misra <shreyasm@nvidia.com>

[None][chore] Minor fix in w4a8 mxfp4 mxfp8 test. (NVIDIA#11745)

6f7138a

Signed-off-by: Tracin <10434017+Tracin@users.noreply.github.com>

[None][infra] Check in most recent lock file from nightly pipeline

50b48c1

Signed-off-by: TensorRT LLM <90828364+tensorrt-cicd@users.noreply.github.com>

[None][infra] Move B200 test stage to AIHub (NVIDIA#11692)

c65aee9

Signed-off-by: Yuanjing Xue <197832395+yuanjingx87@users.noreply.github.com> Signed-off-by: Yanchao Lu <yanchaol@nvidia.com> Co-authored-by: Yanchao Lu <yanchaol@nvidia.com>

[None][infra] Waive failed cases for main on 02/27 (NVIDIA#11770)

57c2904

Signed-off-by: qqiao <qqiao@nvidia.com>

[TRTLLM-11064][fix] Remove duplicated MoE Computation with Helix CP+DP (

2237d7d

NVIDIA#11167) Signed-off-by: Balaram Buddharaju <169953907+brb-nv@users.noreply.github.com>

[TRTLLM-10386][fix] torch.compile: register add+norm fallback pass in…

37ab642

… multi-GPU mode (NVIDIA#11739) Signed-off-by: Yiyun Lu <55233584+luyiyun1021@users.noreply.github.com>

[None][feat] Support heterogeneous tokens_per_block (NVIDIA#11751)

55077fe

Signed-off-by: Yao Yao <lowsfer@users.noreply.github.com>

[None][chore] Remove closed bugs (NVIDIA#11527)

ab99ddf

Signed-off-by: xinhe-nv <200704525+xinhe-nv@users.noreply.github.com>

[None][feat] Refactor cache manager v2 to simplify new model support (N…

7a06614

…VIDIA#11749) Signed-off-by: Jiagan Cheng <jiaganc@nvidia.com>

[https://nvbugs/5879614][test] Waive test_guided_decoding_with_eagle3…

c2d766b

… xgrammar in disaggregated serving (NVIDIA#11773) Signed-off-by: ziyixiong-nv <219238287+ziyixiong-nv@users.noreply.github.com>

[https://nvbugs/5911788][test] Waive test_llm_partial_update_weights[…

985f81d

…Qwen3/Qwen3-8B] (NVIDIA#11785) Signed-off-by: Jin Li <59594262+liji-nv@users.noreply.github.com>

[None][feat] add globaltimer-based timing backend for autotuner profi… (

63c33c7

NVIDIA#11657)

[https://nvbugs/5926823][fix] Propagate logprobs from prefill to deco…

2220d48

…de in disagg (NVIDIA#11727) Signed-off-by: Balaram Buddharaju <169953907+brb-nv@users.noreply.github.com>

[TRTLLMINF-9][chore] Remove submodule pulls from TRT-LLM git checkouts (

d42911a

NVIDIA#11693) Signed-off-by: Derek Pitman <dpitman@nvidia.com> Co-authored-by: Claude Sonnet 4.6 <noreply@anthropic.com>

[https://nvbugs/5685010][fix] Delete test_eagle3_output_repetition_4g…

b5921b1

…pus flaky assertions. (NVIDIA#11725) Signed-off-by: Zheyu Fu <zheyuf@NVIDIA.com>

[None][fix] enable separate draft KV cache pool for aggregated + KVBM… (

ab7a20a

NVIDIA#11689) Signed-off-by: Zhu Yang <zyang@modular.com>

[TRTLLM-11058][feat] Support Helix CP with GQA (NVIDIA#11570)

3fe0908

Signed-off-by: Balaram Buddharaju <169953907+brb-nv@users.noreply.github.com>

[None][infra] Check in most recent lock file from nightly pipeline

e396442

Signed-off-by: TensorRT LLM <90828364+tensorrt-cicd@users.noreply.github.com>

[None][perf] Vectorize quantize_fp8_blockwise with CUDA kernel (NVIDI…

5ddeaf9

…A#11724) Signed-off-by: Kanghwan Jang <861393+karljang@users.noreply.github.com>

[https://nvbugs/5868616][fix] Fix warnings when building moe_kernels.…

bb5cf9b

…cu (NVIDIA#11703) Signed-off-by: Min Yu <171526537+yumin066@users.noreply.github.com>

[None][chore] Add CI trigger and test failure retrieval instructions …

1d576c3

…to AGENTS.md (NVIDIA#11803)

JunyiXu-nv and others added 19 commits March 7, 2026 09:04

[TRTLLM-11290][feat] Enable trtllm-serve E2E tests (NVIDIA#11985)

2eb332c

Signed-off-by: Junyi Xu <219237550+JunyiXu-nv@users.noreply.github.com>

[None][feat] Optimize by fuse nvfp4_quant to layernorm_gated for mamb…

cc16289

…a2_mixer (NVIDIA#11473) Signed-off-by: Wanli Jiang <35160485+Wanli-Jiang@users.noreply.github.com>

[None][infra] Check in most recent lock file from nightly pipeline

dd8ffbd

Signed-off-by: TensorRT LLM <90828364+tensorrt-cicd@users.noreply.github.com>

[None][chore] Autodeploy: add models for sprint (NVIDIA#11999)

86e0282

Signed-off-by: Chenghao Zhang <211069071+nvchenghaoz@users.noreply.github.com> Co-authored-by: Claude Opus 4.6 <noreply@anthropic.com>

[None][infra] Update CI allow list 20260305 (NVIDIA#11965)

656091b

Signed-off-by: Yuanjing Xue <197832395+yuanjingx87@users.noreply.github.com>

[https://nvbugs/5809169][unwaive] Unwaive TestGPTOSS test (NVIDIA#11416)

1dcb6ec

Signed-off-by: peaceh <103117813+peaceh-nv@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

[https://nvbugs/5859881][fix] Unwaive test (NVIDIA#11716)

039b06f

Signed-off-by: Yukun He <23156053+hyukn@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

[None][feat] add sanity tests for release1.2 version (NVIDIA#11738)

75e038e

Signed-off-by: yingguo-trt <244492186+yingguo-trt@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

[https://nvbugs/5889841][fix] Add custom option class to allow subcom…

05bb5c1

…mand help to work. (NVIDIA#11722) Signed-off-by: Frank Di Natale <3429989+FrankD412@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

[https://nvbugs/5875522][docs] Add known issue for disaggregated serv…

b548320

…ing hang with asymmetric PP/TP (NVIDIA#11789) Signed-off-by: Iman Tabrizian <10105175+tabrizian@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

[https://nvbugs/5775256] [fix] Reopen fp8_dsl_fused_moe ut. (NVIDIA#1…

2f725ea

…1779) Signed-off-by: Mindy Li <11663212+limin2021@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

[https://nvbugs/5762822][chore] Unwaive longbenchV2 test (NVIDIA#11647)

07fbb5d

Signed-off-by: yuhangh <58161490+heyuhhh@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

[https://nvbugs/5936273][fix] Fix bugs of Mistral Large3 (NVIDIA#11885)

2d9ed59

Signed-off-by: bhsueh <11360707+byshiue@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

[https://nvbugs/5949098][doc] Fixing docs links (NVIDIA#11912)

9c6ce75

Signed-off-by: Patrice Castonguay <55748270+pcastonguay@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

[None][doc] Replace the TensorRT-LLM with TensorRT LLM (NVIDIA#11914)

f4593cf

Signed-off-by: nv-guomingz <137257613+nv-guomingz@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

[None][chore] Fix/disagg perf failure detection (NVIDIA#11904)

0579ac6

Signed-off-by: yingguo-trt <244492186+yingguo-trt@users.noreply.github.com> Signed-off-by: Wangshanshan <30051912+dominicshanshan@users.noreply.github.com>

[None][fix] Fix Collect Perf Sanity Result's import requests Error (N…

6b04973

…VIDIA#12002) Signed-off-by: Chenfei Zhang <chenfeiz@nvidia.com>

Test CI/CD setup

ae00b20

Signed-off-by: ZhanruiSunCh <184402041+ZhanruiSunCh@users.noreply.github.com>

github-actions bot assigned ZhanruiSunCh Mar 9, 2026

kaiyux force-pushed the feat/bench_x branch from 6b04973 to 617440d Compare March 10, 2026 06:22

Provide feedback

Saved searches

Use saved searches to filter your results more quickly

Test CI/CD setup#12028

Test CI/CD setup#12028
ZhanruiSunCh wants to merge 166 commits intoNVIDIA:feat/bench_xfrom
ZhanruiSunCh:user/zhanruis/test

ZhanruiSunCh commented Mar 9, 2026

Uh oh!

ZhanruiSunCh commented Mar 9, 2026

Uh oh!

tensorrt-cicd commented Mar 9, 2026

Uh oh!

tensorrt-cicd commented Mar 9, 2026

Uh oh!

ZhanruiSunCh commented Mar 9, 2026

Uh oh!

tensorrt-cicd commented Mar 9, 2026

Uh oh!

tensorrt-cicd commented Mar 9, 2026

Uh oh!

ZhanruiSunCh commented Mar 9, 2026

Uh oh!

tensorrt-cicd commented Mar 9, 2026

Uh oh!

tensorrt-cicd commented Mar 9, 2026

Uh oh!

Reviewers

Assignees

Labels

Projects

Milestone

Development

Uh oh!

20 participants

Conversation

ZhanruiSunCh commented Mar 9, 2026

Description

Test Coverage

PR Checklist

GitHub Bot Help

Uh oh!

ZhanruiSunCh commented Mar 9, 2026

Uh oh!

tensorrt-cicd commented Mar 9, 2026

Uh oh!

tensorrt-cicd commented Mar 9, 2026

Uh oh!

ZhanruiSunCh commented Mar 9, 2026

Uh oh!

tensorrt-cicd commented Mar 9, 2026

Uh oh!

tensorrt-cicd commented Mar 9, 2026

Uh oh!

ZhanruiSunCh commented Mar 9, 2026

Uh oh!

tensorrt-cicd commented Mar 9, 2026

Uh oh!

tensorrt-cicd commented Mar 9, 2026

Uh oh!

Reviewers

Assignees

Labels

Projects

Milestone

Development

Uh oh!

20 participants