Skip to content
View OctCarp's full-sized avatar
😵‍💫
Hate exams. Learn research. Fear jobless.
😵‍💫
Hate exams. Learn research. Fear jobless.
48 followers · 70 following
  • Southern University of Science and Technology
  • Shenzhen, China
  • 22:51 (UTC +08:00)

Achievements

Achievement: Pull Sharkx2Achievement: Pair ExtraordinaireAchievement: YOLO

Achievements

Achievement: Pull Sharkx2Achievement: Pair ExtraordinaireAchievement: YOLO

Highlights

  • Pro

Organizations

@octcarp-courses

Block or report OctCarp

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
OctCarp/README.md

Pinned Loading

  1. octcarp-courses/SUSTech_CS208-Algorithm_S23_Works octcarp-courses/SUSTech_CS208-Algorithm_S23_Works Public

    (1120/1100) Labs of CS208 2023 Spring: Algorithm Design and Analysis (ADA), SUSTech. Taught by Prof. Yuhui SHI.

    C++ 11 1

  2. SUSTech_CS202-Organization_2023s_Project-CPU SUSTech_CS202-Organization_2023s_Project-CPU Public

    (Verilog+MIPS+FPGA MINISYS) (121/100): Single Cycle CPU: Our project of CS202 2023 Spring: Computer Organization, SUSTech. Taught by Prof. Jin ZHANG @JinZhang-SUSTech .

    SystemVerilog 13