Skip to content

fix(tinfo): CPU_XIANGSHAN's Trigger Module support Mcontrol6. #43

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 6 commits into from
Sep 30, 2024

Conversation

wissygh
Copy link

@wissygh wissygh commented Sep 30, 2024

No description provided.

wissygh and others added 6 commits September 30, 2024 12:15
They are always called together, and now we get the previous privilege
behavior in both.
When S-mode is present, use option 1 (disable triggers in M-mode unless
MIE is set) from the Debug Spec. When S-mode is not present, use option
2 (implement mte and mpte bits in tcontrol).

See discussion in riscv-software-src#1777.
@huxuan0307 huxuan0307 merged commit 2462ba2 into difftest Sep 30, 2024
3 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

4 participants