Implemented JTAG (Joint Test Action Group) architecture according to IEEE standard 1149.1 in Verilog using Xilinx Vivado. Performed different JTAG instructions like BYPASS, SAMPLE/PRELOAD, EXTEST and INTEST.
-
Notifications
You must be signed in to change notification settings - Fork 0
Implemented JTAG (Joint Test Action Group) architecture according to IEEE standard 1149.1 in Verilog using Xilinx Vivado. Performed different JTAG instructions like BYPASS, SAMPLE/PRELOAD, EXTEST and INTEST.
Samrat-03/TAP-Controller
About
Implemented JTAG (Joint Test Action Group) architecture according to IEEE standard 1149.1 in Verilog using Xilinx Vivado. Performed different JTAG instructions like BYPASS, SAMPLE/PRELOAD, EXTEST and INTEST.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published