Skip to content
View Seyviour's full-sized avatar
  • Lagos, Nigeria
  • 18:23 (UTC +01:00)

Block or report Seyviour

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. divx divx Public

    Information at the tip of your pen.

    Jupyter Notebook

  2. fft_hdl fft_hdl Public

    An implementation of the Fast Fourier Transform in Verilog

    Python 1

  3. log-fp8 log-fp8 Public

    Exploration of logarithm-based FP8 computation in hardware

    Verilog

  4. pidgin-snmt pidgin-snmt Public

    Neural Machine Translation from Nigerian Pidgin English to English aided by SMT Word Alignments

    Python 1

  5. nestang nestang Public

    Forked from nand2mario/nestang

    NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boards.

    Verilog

  6. nextpnr nextpnr Public

    Forked from YosysHQ/nextpnr

    nextpnr portable FPGA place and route tool

    C++