Skip to content
View SinisterXV's full-sized avatar

Block or report SinisterXV

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. SOUP SOUP Public

    A DLX-like processor implementation

    Verilog 3

  2. jgs_pypackage jgs_pypackage Public

    My personal Python scripts package

    Python

  3. jgs-server jgs-server Public

    My node server to download files

    JavaScript

  4. cv32e40p_tftlab cv32e40p_tftlab Public

    Forked from cad-polito-it/cv32e40p_tftlab

    CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

    SystemVerilog