Visualize your gate-level verilog code as a directed graph. networkx library was used to draw the graphs
Run the following command:
python3 main.py <path-to-verilog-file>
Graphical Representation of a Full Adder
- Improve the parser
- Improve the positioning of nodes in graph