Skip to content
View Windi13's full-sized avatar

Block or report Windi13

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. makegen makegen Public

    Forked from lzh9102/makegen

    Quickly generate makefile for C/C++ source files.

    Python

  2. vunit vunit Public

    Forked from VUnit/vunit

    VUnit is a unit testing framework for VHDL/SystemVerilog

    VHDL

  3. ghdl ghdl Public

    Forked from ghdl/ghdl

    VHDL 2008/93/87 simulator

    VHDL

  4. ASAP7_Digital-Design-Template ASAP7_Digital-Design-Template Public

    Forked from simi1505/ASAP7_Digital-Design-Template

    Verilog