⚡Electronics & Communication student at PES University
📷Professional Wildlife photographer
🎻Amateur Violinist
🎯
Focusing
PCB Design | Analog Circuit Design | VLSI | Member @IEEE-RAS-PESU
-
PES University
- Bangalore, India
-
13:54
(UTC +05:30) - @AdityaK37218115
- in/aditya-kulkarni-75288a297
Popular repositories Loading
-
-
The-RTL-Files
The-RTL-Files PublicA collection of systemverilog designs implemented on AMD Vivado tool
SystemVerilog 1
-
The-Cadence-Files
The-Cadence-Files PublicA collection of all the projects implemented on Cadence Virtuoso
-
FFT-Analysis-of-Vibration-Signal
FFT-Analysis-of-Vibration-Signal PublicAnalysis of Vibration Signal using Fast Fourier Transform
Jupyter Notebook 1
-
-
8-bit-ALU
8-bit-ALU Public8-bit Arithmetic Logical Unit (ALU) Implemented in SystemVerilog using Xilinx Vivado tool
SystemVerilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.
