Skip to content

Latest commit

 

History

History
5 lines (4 loc) · 360 Bytes

README.md

File metadata and controls

5 lines (4 loc) · 360 Bytes

Project Outline

Description: Implement in Verilog add-ons such as grayscaling, sharpening and edge detection to the OV7670 project. Functionality will be verified through self-check testbenches written in SystemVerilog

Updates

(03/17/23): Given RTL works on hardware for procuding only real-time edge detection (sobel filter) with a fixed threshold.