Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
unit_level_tb: Revert SV support (#1509)
- Added SystemVerilog support breaks some of the current unit level testbenches Signed-off-by: Istvan-Zsolt Szekely <istvan.szekely@analog.com>
- Loading branch information