Skip to content

Commit

Permalink
unit_level_tb: Revert SV support (#1509)
Browse files Browse the repository at this point in the history
- Added SystemVerilog support breaks some of the current unit level testbenches

Signed-off-by: Istvan-Zsolt Szekely <istvan.szekely@analog.com>
  • Loading branch information
IstvanZsSzekely committed Jan 10, 2025
1 parent db738b5 commit 3110409
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion library/common/tb/run_tb.sh
Original file line number Diff line number Diff line change
Expand Up @@ -19,7 +19,7 @@ case "$SIMULATOR" in

xsim)
# XSim flow
xvlog --sv -log ${NAME}_xvlog.log --sourcelibdir . ${SOURCE} || exit 1
xvlog -log ${NAME}_xvlog.log --sourcelibdir . ${SOURCE} || exit 1
xelab -log ${NAME}_xelab.log -debug all ${NAME} || exit 1
if [[ "$MODE" == "-gui" ]]; then
echo "log_wave -r *" > xsim_gui_cmd.tcl
Expand Down

0 comments on commit 3110409

Please sign in to comment.