ad4052_ardz: de10nano: Add project

Signed-off-by: Jorge Marques <jorge.marques@analog.com>

projects/ad4052_ardz/common/ad4052_qsys.tcl

@@ -0,0 +1,177 @@
+###############################################################################
+## Copyright (C) 2024 Analog Devices, Inc. All rights reserved.
+### SPDX short identifier: ADIBSD
+###############################################################################
+
+# receive dma
+add_instance axi_dmac_0 axi_dmac
+set_instance_parameter_value axi_dmac_0 {DMA_TYPE_SRC} {1}
+set_instance_parameter_value axi_dmac_0 {DMA_TYPE_DEST} {0}
+set_instance_parameter_value axi_dmac_0 {CYCLIC} {0}
+set_instance_parameter_value axi_dmac_0 {DMA_DATA_WIDTH_SRC} {32}
+set_instance_parameter_value axi_dmac_0 {DMA_DATA_WIDTH_DEST} {128}
+
+# axi_spi_engine
+
+add_instance axi_spi_engine_0 axi_spi_engine
+set_instance_parameter_value axi_spi_engine_0 {ASYNC_SPI_CLK} {1}
+set_instance_parameter_value axi_spi_engine_0 {DATA_WIDTH} {32}
+set_instance_parameter_value axi_spi_engine_0 {MM_IF_TYPE} {0}
+set_instance_parameter_value axi_spi_engine_0 {NUM_OF_SDI} {1}
+set_instance_parameter_value axi_spi_engine_0 {NUM_OFFLOAD} {1}
+
+# spi_engine_execution
+
+add_instance spi_engine_execution_0 spi_engine_execution
+set_instance_parameter_value spi_engine_execution_0 {DATA_WIDTH} {32}
+set_instance_parameter_value spi_engine_execution_0 {NUM_OF_SDI} {1}
+set_instance_parameter_value spi_engine_execution_0 {SDI_DELAY} {0}
+
+# spi_engine_interconnect
+
+add_instance spi_engine_interconnect_0 spi_engine_interconnect
+set_instance_parameter_value spi_engine_interconnect_0 {DATA_WIDTH} {32}
+set_instance_parameter_value spi_engine_interconnect_0 {NUM_OF_SDI} {1}
+
+# spi_engine_offload
+
+add_instance spi_engine_offload_0 spi_engine_offload
+set_instance_parameter_value spi_engine_offload_0 {ASYNC_TRIG} {1}
+set_instance_parameter_value spi_engine_offload_0 {ASYNC_SPI_CLK} {0}
+set_instance_parameter_value spi_engine_offload_0 {DATA_WIDTH} {32}
+set_instance_parameter_value spi_engine_offload_0 {NUM_OF_SDI} {1}
+
+# axi_pwm_gen
+
+add_instance pwm_trigger axi_pwm_gen
+set_instance_parameter_value pwm_trigger {PULSE_0_PERIOD} {120}
+set_instance_parameter_value pwm_trigger {PULSE_0_WIDTH} {1}
+
+# spi_clk pll
+
+add_instance spi_clk_pll altera_pll
+set_instance_parameter_value spi_clk_pll {gui_feedback_clock} {Global Clock}
+set_instance_parameter_value spi_clk_pll {gui_operation_mode} {direct}
+set_instance_parameter_value spi_clk_pll {gui_number_of_clocks} {1}
+set_instance_parameter_value spi_clk_pll {gui_output_clock_frequency0} {150}
+set_instance_parameter_value spi_clk_pll {gui_phase_shift0} {0}
+set_instance_parameter_value spi_clk_pll {gui_phase_shift1} {0}
+set_instance_parameter_value spi_clk_pll {gui_phase_shift_deg0} {0.0}
+set_instance_parameter_value spi_clk_pll {gui_phase_shift_deg1} {0.0}
+set_instance_parameter_value spi_clk_pll {gui_phout_division} {1}
+set_instance_parameter_value spi_clk_pll {gui_pll_auto_reset} {Off}
+set_instance_parameter_value spi_clk_pll {gui_pll_bandwidth_preset} {Auto}
+set_instance_parameter_value spi_clk_pll {gui_pll_mode} {Fractional-N PLL}
+set_instance_parameter_value spi_clk_pll {gui_ps_units0} {ps}
+set_instance_parameter_value spi_clk_pll {gui_refclk_switch} {0}
+set_instance_parameter_value spi_clk_pll {gui_reference_clock_frequency} {50.0}
+set_instance_parameter_value spi_clk_pll {gui_switchover_delay} {0}
+set_instance_parameter_value spi_clk_pll {gui_en_reconf} {1}
+
+add_instance spi_clk_pll_reconfig altera_pll_reconfig
+set_instance_parameter_value spi_clk_pll_reconfig {ENABLE_BYTEENABLE} {0}
+set_instance_parameter_value spi_clk_pll_reconfig {ENABLE_MIF} {0}
+set_instance_parameter_value spi_clk_pll_reconfig {MIF_FILE_NAME} {}
+
+add_connection spi_clk_pll.reconfig_from_pll spi_clk_pll_reconfig.reconfig_from_pll
+set_connection_parameter_value spi_clk_pll.reconfig_from_pll/spi_clk_pll_reconfig.reconfig_from_pll endPort {}
+set_connection_parameter_value spi_clk_pll.reconfig_from_pll/spi_clk_pll_reconfig.reconfig_from_pll endPortLSB {0}
+set_connection_parameter_value spi_clk_pll.reconfig_from_pll/spi_clk_pll_reconfig.reconfig_from_pll startPort {}
+set_connection_parameter_value spi_clk_pll.reconfig_from_pll/spi_clk_pll_reconfig.reconfig_from_pll startPortLSB {0}
+set_connection_parameter_value spi_clk_pll.reconfig_from_pll/spi_clk_pll_reconfig.reconfig_from_pll width {0}
+
+add_connection spi_clk_pll.reconfig_to_pll spi_clk_pll_reconfig.reconfig_to_pll
+set_connection_parameter_value spi_clk_pll.reconfig_to_pll/spi_clk_pll_reconfig.reconfig_to_pll endPort {}
+set_connection_parameter_value spi_clk_pll.reconfig_to_pll/spi_clk_pll_reconfig.reconfig_to_pll endPortLSB {0}
+set_connection_parameter_value spi_clk_pll.reconfig_to_pll/spi_clk_pll_reconfig.reconfig_to_pll startPort {}
+set_connection_parameter_value spi_clk_pll.reconfig_to_pll/spi_clk_pll_reconfig.reconfig_to_pll startPortLSB {0}
+set_connection_parameter_value spi_clk_pll.reconfig_to_pll/spi_clk_pll_reconfig.reconfig_to_pll width {0}
+
+# exported interface
+
+add_interface adc_spi_sclk    clock source
+add_interface adc_spi_sdi     conduit end
+add_interface adc_spi_sdo     conduit end
+add_interface adc_spi_cs      conduit end
+add_interface adc_drdy        conduit end
+
+set_interface_property adc_spi_sclk     EXPORT_OF spi_engine_execution_0.if_sclk
+set_interface_property adc_spi_sdi      EXPORT_OF spi_engine_execution_0.if_sdi
+set_interface_property adc_spi_sdo      EXPORT_OF spi_engine_execution_0.if_sdo
+set_interface_property adc_spi_cs       EXPORT_OF spi_engine_execution_0.if_cs
+set_interface_property adc_drdy_trigger EXPORT_OF spi_engine_offload_0.if_trigger
+set_interface_property adc_cnv          EXPORT_OF pwm_trigger.if_pwm_0
+
+# clocks
+
+add_connection sys_clk.clk spi_clk_pll.refclk
+add_connection sys_clk.clk spi_clk_pll_reconfig.mgmt_clk
+add_connection sys_clk.clk axi_spi_engine_0.s_axi_clock
+add_connection sys_clk.clk axi_dmac_0.s_axi_clock
+add_connection sys_clk.clk pwm_trigger.s_axi_clock
+
+add_connection spi_clk_pll.outclk0 pwm_trigger.if_ext_clk
+add_connection spi_clk_pll.outclk0 spi_engine_execution_0.if_clk
+add_connection spi_clk_pll.outclk0 spi_engine_interconnect_0.if_clk
+add_connection spi_clk_pll.outclk0 axi_spi_engine_0.if_spi_clk
+add_connection spi_clk_pll.outclk0 spi_engine_offload_0.if_ctrl_clk
+add_connection spi_clk_pll.outclk0 spi_engine_offload_0.if_spi_clk
+add_connection spi_clk_pll.outclk0 axi_dmac_0.if_s_axis_aclk
+
+add_connection sys_dma_clk.clk axi_dmac_0.m_dest_axi_clock
+
+# resets
+
+add_connection sys_clk.clk_reset spi_clk_pll.reset
+add_connection sys_clk.clk_reset spi_clk_pll_reconfig.mgmt_reset
+add_connection sys_clk.clk_reset axi_spi_engine_0.s_axi_reset
+add_connection sys_clk.clk_reset axi_dmac_0.s_axi_reset
+add_connection sys_clk.clk_reset pwm_trigger.s_axi_reset
+
+add_connection axi_spi_engine_0.if_spi_resetn spi_engine_execution_0.if_resetn
+add_connection axi_spi_engine_0.if_spi_resetn spi_engine_interconnect_0.if_resetn
+add_connection axi_spi_engine_0.if_spi_resetn spi_engine_offload_0.if_spi_resetn
+
+add_connection sys_dma_clk.clk_reset axi_dmac_0.m_dest_axi_reset
+
+# interfaces
+
+add_connection spi_engine_interconnect_0.m_cmd spi_engine_execution_0.cmd
+add_connection spi_engine_execution_0.sdi_data spi_engine_interconnect_0.m_sdi
+add_connection spi_engine_interconnect_0.m_sdo spi_engine_execution_0.sdo_data
+add_connection spi_engine_execution_0.sync spi_engine_interconnect_0.m_sync
+
+add_connection axi_spi_engine_0.cmd spi_engine_interconnect_0.s0_cmd
+add_connection spi_engine_interconnect_0.s0_sdi axi_spi_engine_0.sdi_data
+add_connection axi_spi_engine_0.sdo_data spi_engine_interconnect_0.s0_sdo
+add_connection spi_engine_interconnect_0.s0_sync axi_spi_engine_0.sync
+
+add_connection spi_engine_offload_0.cmd spi_engine_interconnect_0.s1_cmd
+add_connection spi_engine_interconnect_0.s1_sdi spi_engine_offload_0.sdi_data
+add_connection spi_engine_offload_0.sdo_data spi_engine_interconnect_0.s1_sdo
+add_connection spi_engine_interconnect_0.s1_sync spi_engine_offload_0.sync
+
+add_connection spi_engine_offload_0.ctrl_cmd_wr       axi_spi_engine_0.offload0_cmd
+add_connection spi_engine_offload_0.ctrl_sdo_wr       axi_spi_engine_0.offload0_sdo
+add_connection spi_engine_offload_0.if_ctrl_enable    axi_spi_engine_0.if_offload0_enable
+add_connection spi_engine_offload_0.if_ctrl_enabled   axi_spi_engine_0.if_offload0_enabled
+add_connection spi_engine_offload_0.if_ctrl_mem_reset axi_spi_engine_0.if_offload0_mem_reset
+add_connection spi_engine_offload_0.status_sync       axi_spi_engine_0.offload_sync
+
+add_connection spi_engine_offload_0.offload_sdi axi_dmac_0.s_axis
+
+# cpu interconnects
+
+ad_cpu_interconnect 0x00020000 axi_dmac_0.s_axi
+ad_cpu_interconnect 0x00030000 axi_spi_engine_0.s_axi
+ad_cpu_interconnect 0x00040000 pwm_trigger.s_axi
+ad_cpu_interconnect 0x00050000 spi_clk_pll_reconfig.mgmt_avalon_slave
+
+# dma interconnect
+
+ad_dma_interconnect axi_dmac_0.m_dest_axi
+
+#interrupts
+
+ad_cpu_interrupt 4 axi_dmac_0.interrupt_sender
+ad_cpu_interrupt 5 axi_spi_engine_0.interrupt_sender

projects/ad4052_ardz/de10nano/Makefile

@@ -0,0 +1,24 @@
+####################################################################################
+## Copyright (c) 2018 - 2024 Analog Devices, Inc.
+### SPDX short identifier: BSD-1-Clause
+## Auto-generated, do not modify!
+####################################################################################
+
+PROJECT_NAME := ad4052_ardz_de10nano
+
+M_DEPS += ../common/ad4052_qsys.tcl
+M_DEPS += ../../scripts/adi_pd.tcl
+M_DEPS += ../../common/de10nano/de10nano_system_qsys.tcl
+M_DEPS += ../../common/de10nano/de10nano_system_assign.tcl
+
+LIB_DEPS += axi_clkgen
+LIB_DEPS += axi_dmac
+LIB_DEPS += axi_pwm_gen
+LIB_DEPS += axi_sysid
+LIB_DEPS += spi_engine/axi_spi_engine
+LIB_DEPS += spi_engine/spi_engine_execution
+LIB_DEPS += spi_engine/spi_engine_interconnect
+LIB_DEPS += spi_engine/spi_engine_offload
+LIB_DEPS += sysid_rom
+
+include ../../scripts/project-intel.mk

projects/ad4052_ardz/de10nano/system_constr.sdc

@@ -0,0 +1,10 @@
+###############################################################################
+## Copyright (C) 2024 Analog Devices, Inc. All rights reserved.
+### SPDX short identifier: ADIBSD
+###############################################################################
+
+create_clock -period "20.000 ns"  -name sys_clk     [get_ports {sys_clk}]
+create_clock -period "16.666 ns"  -name usb1_clk    [get_ports {usb1_clk}]
+
+derive_pll_clocks
+derive_clock_uncertainty

projects/ad4052_ardz/de10nano/system_project.tcl

@@ -0,0 +1,44 @@
+###############################################################################
+## Copyright (C) 2024 Analog Devices, Inc. All rights reserved.
+### SPDX short identifier: ADIBSD
+###############################################################################
+
+set REQUIRED_QUARTUS_VERSION 22.1std.0
+set QUARTUS_PRO_ISUSED 0
+source ../../../scripts/adi_env.tcl
+source ../../scripts/adi_project_intel.tcl
+
+adi_project ad4052_ardz_de10nano
+
+source $ad_hdl_dir/projects/common/de10nano/de10nano_system_assign.tcl
+
+# eeprom
+
+set_location_assignment PIN_AH9   -to i2c_sda     ; ## Arduino_SDA
+set_location_assignment PIN_AG11  -to i2c_scl     ; ## Arduino_SCL
+
+# ad4052 interface
+
+set_location_assignment PIN_AH12 -to adc_spi_sclk ; ## Arduino_IO13   
+set_location_assignment PIN_AH11 -to adc_spi_sdi  ; ## Arduino_IO12   
+set_location_assignment PIN_AG16 -to adc_spi_sdo  ; ## Arduino_IO11   
+set_location_assignment PIN_AF15 -to adc_spi_cs   ; ## Arduino_IO10   
+set_location_assignment PIN_AG8  -to adc_cnv      ; ## Arduino_IO06   
+set_location_assignment PIN_AE15 -to adc_gp0      ; ## Arduino_IO09   
+set_location_assignment PIN_AF17 -to adc_gp1      ; ## Arduino_IO08   
+
+
+set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to i2c_scl
+set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to i2c_sda
+
+set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to adc_spi_sclk
+set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to adc_spi_sdi 
+set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to adc_spi_sdo 
+set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to adc_spi_cs  
+set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to adc_cnv 
+set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to adc_gp0     
+set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to adc_gp1     
+
+set_global_assignment -name OPTIMIZATION_MODE "HIGH PERFORMANCE EFFORT"
+
+execute_flow -compile

projects/ad4052_ardz/de10nano/system_qsys.tcl

@@ -0,0 +1,15 @@
+###############################################################################
+## Copyright (C) 2024 Analog Devices, Inc. All rights reserved.
+### SPDX short identifier: ADIBSD
+###############################################################################
+
+source $ad_hdl_dir/projects/scripts/adi_pd.tcl
+source $ad_hdl_dir/projects/common/de10nano/de10nano_system_qsys.tcl
+source ../common/ad4052_qsys.tcl
+
+#system ID
+set_instance_parameter_value axi_sysid_0 {ROM_ADDR_BITS} {9}
+set_instance_parameter_value rom_sys_0 {ROM_ADDR_BITS} {9}
+set_instance_parameter_value rom_sys_0 {PATH_TO_FILE} "$mem_init_sys_file_path/mem_init_sys.txt"
+
+sysid_gen_sys_init_file