Skip to content

Commit

Permalink
Minor version bump
Browse files Browse the repository at this point in the history
Signed-off-by: Laez Barbosa <laez.barbosa@analog.com>
  • Loading branch information
LBFFilho committed Apr 2, 2024
1 parent 49ab5ea commit ec169b5
Show file tree
Hide file tree
Showing 2 changed files with 4 additions and 2 deletions.
4 changes: 3 additions & 1 deletion docs/library/spi_engine/instruction-format.rst
Original file line number Diff line number Diff line change
Expand Up @@ -211,7 +211,9 @@ bus behavior.
- Configures the polarity of CS. When 0 (default), CS is active-low as
- usual. If set to 1, CS will be active-high. Note that there's no need
- to change the commands: for cs_active_high=1, the value of CS will be
- automatically inverted with respect to the command.
- automatically inverted with respect to the command. This was introduced
- in version 1.02.71 of the core, setting this bit on other versions has
- no effect.
* - [2]
- three_wire
- Configures the output of the three_wire pin.
Expand Down
2 changes: 1 addition & 1 deletion library/spi_engine/axi_spi_engine/axi_spi_engine.v
Original file line number Diff line number Diff line change
Expand Up @@ -133,7 +133,7 @@ module axi_spi_engine #(
input [7:0] offload_sync_data
);

localparam PCORE_VERSION = 'h010171;
localparam PCORE_VERSION = 'h010271;
localparam S_AXI = 0;
localparam UP_FIFO = 1;

Expand Down

0 comments on commit ec169b5

Please sign in to comment.