[#64890] Add VCS support

antmicro · Sep 24, 2024 · dda1be2 · dda1be2
1 parent c18df45
commit dda1be2
Show file tree

Hide file tree

Showing 11 changed files with 94 additions and 0 deletions.
diff --git a/cmake/build-cosimulation.cmake b/cmake/build-cosimulation.cmake
@@ -173,6 +173,11 @@ else()
   verilate(verilated SOURCES ${FINAL_SIM_FILES} TOP_MODULE ${SIM_TOP} PREFIX "V${SIM_TOP}" VERILATOR_ARGS ${FINAL_VERILATOR_ARGS})
 endif()
 
+###
+### DPI Library
+###
+add_library(renode_dpi SHARED ${RENODE_SOURCES})
+
 ###
 ### Prepare Questa target
 ###
@@ -208,3 +213,23 @@ else()
   )
   add_custom_target(questa-build ALL DEPENDS questa_optimized)
 endif()
+
+###
+### Prepare VCS target
+###
+set(USER_VCS_PATH CACHE STRING "Path to VCS bin directory")
+find_program(VCS_COMMAND vcs ${USER_VCS_PATH})
+
+set(USER_VCS_ARGS ${VCS_ARGS} CACHE STRING "Extra arguments/switches used for build and run Questa commands (vlog, vopt, vsim)")
+separate_arguments(USER_VCS_ARGS)
+set(FINAL_VCS_ARGS ${USER_VCS_ARGS})
+list(APPEND FINAL_VCS_ARGS ${FINAL_GENERIC_ARGUMENTS})
+if(NOT VCS_COMMAND)
+  message(NOTICE "There's no VCS available. This target will be ignored.")
+else()
+  add_custom_command(OUTPUT vcs_simulation_executable
+    COMMAND ${VCS_COMMAND} -full64 -sverilog ${FINAL_VCS_ARGS} ${FINAL_SIM_FILES}
+  )
+  add_custom_target(vcs-build ALL DEPENDS vcs_simulation_executable)
+  add_dependencies(vcs-build renode_dpi)
+endif()
diff --git a/robot/dpi-keywords.robot b/robot/dpi-keywords.robot
@@ -3,6 +3,9 @@ ${BUILD_DIRECTORY}                  ./build
 
 ${VERILATOR_SIMULATION}             ${BUILD_DIRECTORY}/verilated
 
+${VCS_SIMULATION}                   ${BUILD_DIRECTORY}/simv
+@{VCS_ARGUMENTS}                    -sv_lib  ${BUILD_DIRECTORY}/librenode_dpi
+
 ${QUESTA_SIMULATION}                vsim
 @{QUESTA_ARGUMENTS}                 design_optimized
 ...                                 -work  ${BUILD_DIRECTORY}/work_questa
@@ -38,6 +41,11 @@ Get Connection Plus Args
     ...                             +RENODE_ADDRESS\=${parameters}[2]
     RETURN   ${arguments}
 
+Run VCS
+    [Arguments]                     ${additional_arguments}
+    ${arguments}=                   Combine Lists  ${VCS_ARGUMENTS}  ${additional_arguments}
+    Run Executable                  ${VCS_SIMULATION}  ${arguments}
+
 Run Verilator
     [Arguments]                     ${arguments}
     Run Executable                  ${VERILATOR_SIMULATION}  ${arguments}

diff --git a/samples/ahb_dma/tests.robot b/samples/ahb_dma/tests.robot
@@ -108,6 +108,9 @@ Should Connect Questa
     [Tags]                          questa
     Should Connect To Simulation And Reset Peripheral  ${DMA_PERIPHERAL}  Create Machine  Run Questa
 
+Should Connect VCS
+    [Tags]                          vcs
+    Should Connect To Simulation And Reset Peripheral  ${DMA_PERIPHERAL}  Create Machine  Run VCS
 
 Should Run DMA In Verilator
     [Tags]                          verilator
@@ -117,3 +120,6 @@ Should Run DMA In Questa
     [Tags]                          questa
     Should Run DMA                  ${DMA_PERIPHERAL}  Run Questa
 
+Should Run DMA In VCS
+    [Tags]                          vcs
+    Should Run DMA                  ${DMA_PERIPHERAL}  Run VCS
diff --git a/samples/ahb_mem/tests.robot b/samples/ahb_mem/tests.robot
@@ -60,6 +60,9 @@ Should Connect Questa
     [Tags]                          questa
     Should Connect To Simulation And Reset Peripheral  ${MEMORY_PERIPHERAL}  Create Machine  Run Questa
 
+Should Connect VCS
+    [Tags]                          vcs
+    Should Connect To Simulation And Reset Peripheral  ${MEMORY_PERIPHERAL}  Create Machine  Run VCS
 
 Should Read And Write Memory In Verilator
     [Tags]                          verilator
@@ -69,6 +72,9 @@ Should Read And Write Memory In Questa
     [Tags]                          questa
     Should Connect, Read And Write  ${MEMORY_PERIPHERAL}  Run Questa
 
+Should Read And Write Memory In VCS
+    [Tags]                          vcs
+    Should Connect, Read And Write  ${MEMORY_PERIPHERAL}  Run VCS
 
 Should Return Zero on Invalid Access In Verilator
     [Tags]                          verilator
@@ -78,3 +84,6 @@ Should Return Zero on Invalid Access In Questa
     [Tags]                          questa
     Should Return Zero on Invalid Access  ${MEMORY_PERIPHERAL}  Run Questa
 
+Should Return Zero on Invalid Access In VCS
+    [Tags]                          vcs
+    Should Return Zero on Invalid Access  ${MEMORY_PERIPHERAL}  Run VCS
diff --git a/samples/ahb_simple_manager/tests.robot b/samples/ahb_simple_manager/tests.robot
@@ -36,6 +36,9 @@ Should Connect Questa
     [Tags]                          questa
     Should Connect To Simulation And Reset Peripheral  ${SUBORDINATE_PERIPHERAL}  Create Machine  Run Questa
 
+Should Connect VCS
+    [Tags]                          vcs
+    Should Connect To Simulation And Reset Peripheral  ${SUBORDINATE_PERIPHERAL}  Create Machine  Run VCS
 
 Should Run Subordinate In Verilator
     [Tags]                          verilator
@@ -45,3 +48,6 @@ Should Run Subordinate In Questa
     [Tags]                          questa
     Should Run Subordinate          ${SUBORDINATE_PERIPHERAL}  Run Questa
 
+Should Run Subordinate In VCS
+    [Tags]                          vcs
+    Should Run Subordinate          ${SUBORDINATE_PERIPHERAL}  Run VCS
diff --git a/samples/apb3_completer_mem/tests.robot b/samples/apb3_completer_mem/tests.robot
@@ -52,6 +52,9 @@ Should Connect Questa
     [Tags]                          questa
     Should Connect To Simulation And Reset Peripheral  ${DUT}  Create Machine  Run Questa
 
+Should Connect VCS
+    [Tags]                          vcs
+    Should Connect To Simulation And Reset Peripheral  ${DUT}  Create Machine  Run VCS
 
 Should Read And Write Memory In Verilator
     [Tags]                          verilator
@@ -61,3 +64,6 @@ Should Read And Write Memory In Questa
     [Tags]                          questa
     Should Connect, Read And Write  ${DUT}  Run Questa
 
+Should Read And Write Memory In VCS
+    [Tags]                          vcs
+    Should Connect, Read And Write  ${DUT}  Run VCS
diff --git a/samples/apb3_requester_synth/tests.robot b/samples/apb3_requester_synth/tests.robot
@@ -75,6 +75,9 @@ Should Connect Questa
     [Tags]                          questa
     Should Connect To Simulation And Reset Peripheral  ${DUT}  Create Machine  Run Questa
 
+Should Connect VCS
+    [Tags]                          vcs
+    Should Connect To Simulation And Reset Peripheral  ${DUT}  Create Machine  Run VCS
 
 Should Read And Write Memory In Verilator
     [Tags]                          verilator
@@ -84,3 +87,6 @@ Should Read And Write Memory In Questa
     [Tags]                          questa
     Should Read And Write Memory    ${DUT}  Run Questa
 
+Should Read And Write Memory In VCS
+    [Tags]                          vcs
+    Should Read And Write Memory    ${DUT}  Run VCS
diff --git a/samples/axi_fastvdma/test_basic.robot b/samples/axi_fastvdma/test_basic.robot
@@ -132,6 +132,9 @@ Should Connect Questa
     [Tags]                          questa
     Should Connect To Simulation And Reset Peripheral  ${DMA_PERIPHERAL}  Create Machine  Run Questa
 
+Should Connect VCS
+    [Tags]                          vcs
+    Should Connect To Simulation And Reset Peripheral  ${DMA_PERIPHERAL}  Create Machine  Run VCS
 
 Should Write DMA Registers In Verilator
     [Tags]                          verilator
@@ -141,6 +144,9 @@ Should Write DMA Registers In Questa
     [Tags]                          questa
     Should Write DMA Registers      ${DMA_PERIPHERAL}  Run Questa
 
+Should Write DMA Registers In VCS
+    [Tags]                          vcs
+    Should Write DMA Registers      ${DMA_PERIPHERAL}  Run VCS
 
 Should Run DMA Transaction In Verilator
     [Tags]                          verilator
@@ -150,6 +156,9 @@ Should Run DMA Transaction In Questa
     [Tags]                          questa
     Should Run DMA Transaction      ${DMA_PERIPHERAL}  Run Questa
 
+Should Run DMA Transaction In VCS
+    [Tags]                          vcs
+    Should Run DMA Transaction      ${DMA_PERIPHERAL}  Run VCS
 
 Should Trigger DMA Interrupt In Verilator
     [Tags]                          verilator
@@ -159,3 +168,6 @@ Should Trigger DMA Interrupt In Questa
     [Tags]                          questa
     Should Trigger DMA Interrupt    ${DMA_PERIPHERAL}  Run Questa
 
+Should Trigger DMA Interrupt In VCS
+    [Tags]                          vcs
+    Should Trigger DMA Interrupt    ${DMA_PERIPHERAL}  Run VCS
diff --git a/samples/axi_fastvdma/test_linux.robot b/samples/axi_fastvdma/test_linux.robot
@@ -87,3 +87,6 @@ Should Boot Linux And User DMA In Questa
     [Tags]                          questa
     Should Boot Linux And User DMA  ${DMA_PERIHPERAL}  Run Questa
 
+Should Boot Linux And User DMA In VCS
+    [Tags]                          vcs
+    Should Boot Linux And User DMA  ${DMA_PERIHPERAL}  Run VCS
diff --git a/samples/axi_ram/tests.robot b/samples/axi_ram/tests.robot
@@ -53,6 +53,9 @@ Should Connect Questa
     [Tags]                          questa
     Should Connect To Simulation And Reset Peripheral  ${MEMORY_PERIPHERAL}  Create Machine  Run Questa
 
+Should Connect VCS
+    [Tags]                          vcs
+    Should Connect To Simulation And Reset Peripheral  ${MEMORY_PERIPHERAL}  Create Machine  Run VCS
 
 Should Read And Write Memory In Verilator
     [Tags]                          verilator
@@ -62,3 +65,6 @@ Should Read And Write Memory In Questa
     [Tags]                          questa
     Should Connect, Read And Write  ${MEMORY_PERIPHERAL}  Run Questa
 
+Should Read And Write Memory In VCS
+    [Tags]                          vcs
+    Should Connect, Read And Write  ${MEMORY_PERIPHERAL}  Run VCS
diff --git a/samples/gpio_repeater/tests.robot b/samples/gpio_repeater/tests.robot
@@ -52,6 +52,10 @@ Should Connect Questa
     [Tags]                          questa
     Should Connect To Simulation And Reset Peripheral  ${REPEATER_PERIPHERAL}  Create Machine  Run Questa
 
+Should Connect VCS
+    [Tags]                          vcs
+    Should Connect To Simulation And Reset Peripheral  ${REPEATER_PERIPHERAL}  Create Machine  Run VCS
+
 Should Repeat GPIO Signal In Verilator
     [Tags]                          verilator
     Should Repeat GPIO Signal       ${REPEATER_PERIPHERAL}  Run Verilator 
@@ -60,3 +64,6 @@ Should Repeat GPIO Signal In Questa
     [Tags]                          questa
     Should Repeat GPIO Signal       ${REPEATER_PERIPHERAL}  Run Questa
 
+Should Repeat GPIO Signal In VCS
+    [Tags]                          vcs
+    Should Repeat GPIO Signal       ${REPEATER_PERIPHERAL}  Run VCS