Skip to content

asu-kim/fpga-fl-bgv

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

88 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

FPGA accelerated Client-Side of Federated Learning with BGV Homomorphic Encryption Algorithm

Prerequisite

Vivado
Vitis
Vitis-HLS
Xilinx XRT

Build and Test

  1. Test the functionaility and build xo module.
cd build/
vitis_hls run_hls.tcl

Modify set_top and set hls_exec appropriate to the purpose. hls_exec 1 or hls_exec 2 only test the functionality and hls_exec 3 will generate *.xo file.

  1. Build xclbin file.
v++ -l -t hw --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --kernel {top_module} {top_module}.xo -o {top_module}.xclbin
  1. Sign xclbin file
sudo /opt/xilinx/xrt/bin/xclbinutil --private-key /var/lib/shim-signed/mok/MOK.priv --certificate /var/lib/shim-signed/mok/MOK.der --input {top_module}.xclbin --output {top_module}_signed.xclbin
  1. Compile host.cpp At the top directory, run make host.

Note

to build and simulate LeNet5, change the project root directory in test/test_utils.h

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Contributors 2

  •  
  •