This is a Verilog implementation of an ASIP. The working of ASIP is as follows:
it takes some 'n' numbers as input and outputs the Maximum and the Minimum number among them along with their Average.
bhimanbaghel/ASIP_MAX_MIN_AVG
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|