Skip to content

cheng-hsiang-chiu/ECE6740-CAD

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

48 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Ubuntu

BDDs re-ordering

What is this project about?

This is a final project of ECE6740-CAD. The purpose of this project is to find a variable ordering that results in a minimal number of node sizes of the BDDs. Simulated annealing is implemented. Users could specify the desired paramenters(TEMPERATURE, FRONZEN_TEMPERATURE, DEGRADE, MAX_ITERATION_PER_TEMPERATURE).

Repository structure

  • 3rd-party : cudd package
  • src : source files
  • test : test examples
  • bench : benchmarks
  • bin : executable file

Compile steps

make distclean
make

Run

./bin/BDD /path/to/testcase.blif initial_temperature frozen_temperature iterations_per_temperature degrade

For example,

./bin/BDD ./test/test-L14.blif 1000 1 10 0.9

Experimental results

Please refer to the slide for more information.

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages