Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[t1rocket] Add layer and ltl support #740

Closed
wants to merge 79 commits into from
Closed

Conversation

Clo91eaf
Copy link
Contributor

No description provided.

sequencer and others added 30 commits August 23, 2024 11:21
- generate parameter json:  mill elaborator.runMain org.chipsalliance.t1.elaborator.t1rocketv.T1RocketTile config --instructionSets rv32_i --instructionSets rv_a --instructionSets rv_v --instructionSets Zve32x --instructionSets zvl1024b --cacheBlockBytes 32 --nPMPs 8 --cacheable 80000000-ffffffff --sideEffects 00000000-1fffffff --dcacheNSets 64 --dcacheNWays 4 --dcacheRowBits 32 --iCacheNSets 32 --iCacheNWays 4 --iCachePrefetch false --dLen 256 --vrfBankSize 2 --vrfRamType p0rp1w
- generate verilog: mill elaborator.runMain org.chipsalliance.t1.elaborator.t1rocketv.T1RocketTile design --parameter ./T1RocketTile.json --run-firtool
nix develop ".#t1.elaborator.editable" -c mill -i elaborator.runMain org.chipsalliance.t1.elaborator.t1rocketv.T1RocketTile config --instructionSets rv32_i --instructionSets rv_a --instructionSets rv_v --instructionSets Zve32x --instructionSets zvl1024b --cacheBlockBytes 32 --nPMPs 8 --cacheable 80000000-ffffffff --sideEffects 00000000-1fffffff --dcacheNSets 64 --dcacheNWays 4 --dcacheRowBits 32 --iCacheNSets 32 --iCacheNWays 4 --iCachePrefetch false --dLen 256 --vrfBankSize 2 --vrfRamType p0rp1w --instructionSets rv_c
[t1rocket] update t1rocketemu TestBench.scala to build the config json
[t1rocket] refactor load_from_payload function to improve readability and performance

[t1rocket] add elf crate dependency
[t1rocket] add timeout check

[t1rocket] use t1rocket_cosim_init instead of cosim_init to expose link bug
Signed-off-by: Avimitin <dev@avimit.in>
Signed-off-by: Avimitin <dev@avimit.in>
[t1rocket] fix wrong get_resetvector

[t1rocket] fix unsafe extern "C" function signatures in dpi.rs

[t1rocket] update axi_read_load_store function to use correct size parameter

[t1rocket] add probes

[t1rocket] add last commit cycle during axi to control timeout

[t1rocket] add vrf score board check

[t1rocket] refactor event's name in offline difftest
Signed-off-by: Avimitin <dev@avimit.in>
Signed-off-by: Avimitin <dev@avimit.in>
Signed-off-by: Avimitin <dev@avimit.in>
Signed-off-by: Avimitin <dev@avimit.in>
Signed-off-by: Avimitin <dev@avimit.in>
Signed-off-by: Avimitin <dev@avimit.in>
We don't need this since we are using OM to get rtl design now.

Signed-off-by: Avimitin <dev@avimit.in>
Signed-off-by: Avimitin <dev@avimit.in>
Signed-off-by: Avimitin <dev@avimit.in>
Avimitin and others added 28 commits August 23, 2024 11:26
Signed-off-by: Avimitin <dev@avimit.in>
Signed-off-by: Avimitin <dev@avimit.in>
Signed-off-by: Avimitin <dev@avimit.in>
Signed-off-by: Avimitin <dev@avimit.in>
Signed-off-by: Avimitin <dev@avimit.in>
Signed-off-by: Avimitin <dev@avimit.in>
@Clo91eaf Clo91eaf closed this Aug 24, 2024
@Clo91eaf Clo91eaf deleted the Clo91eaf/add-ltl branch August 24, 2024 17:14
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

4 participants