SystemVerilog: type parameter ports #1412
Draft
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
kroening
force-pushed
the
type_parameter_ports1
branch
10 times, most recently
from
437b8c6 to
e1da548
Compare
kroening
force-pushed
the
type_parameter_ports1
branch
from
e1da548 to
3478763
Compare
The type in a type parameter assignment is now stored in the value field of the parameter declarator.
This adds support for SystemVerilog type parameter ports (1800-2017 6.20.3).
kroening
force-pushed
the
type_parameter_ports1
branch
from
3478763 to
3c227f1
Compare
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
No description provided.