-
Notifications
You must be signed in to change notification settings - Fork 11
PLL
Glenn Lopez edited this page Mar 7, 2017
·
3 revisions
Phase Lock Loop (PLL)
Work in progress...
TM4C has 2 clock sources:
- Low power 16MHz Internal Osc
- High Precision 16MHz External Osc
The PLL allows us to speed up or slow down the clock for low power management or information latency.
Note: The guides in these wiki are quick reference guides I made for myself and should not be used for teaching as they may contain errors that could misinform students. If you are a student, make sure you confirm everything you read on this wiki using the datasheet before fully committing to the information on this wiki.
TM4C123G (datasheet)
TM4C123G is a 32bit MCU based on the ARM® Cortex®-M4F architecture. Make sure to read C++ Support on TI Compilers if you plan on using C++