Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[SYCL] Support seq_cst memory order in atomic_ref for AMDGPU targets #12938

Closed
wants to merge 14 commits into from

Conversation

GeorgeWeb
Copy link
Contributor

@GeorgeWeb GeorgeWeb commented Mar 7, 2024

The AMDGPU backend supports sequential consistency ordering semantics for all atomics correctly and implements for all relevant architectures since GCN.
Updated the acq_rel and seq_cst memory order tests to build and run for CUDA devices with specifically sm_70 capabilities or on other device targets (i.e. amd-hip) that support these ordering semantics.

@GeorgeWeb GeorgeWeb force-pushed the georgi/sycl-atomic-ref-sc branch from e7f58b4 to 8f7105a Compare June 13, 2024 13:53
@GeorgeWeb
Copy link
Contributor Author

@intel/llvm-reviewers-runtime / @sergey-semenov . Can you take another look at this one now, if possible. It is required now since oneapi-src/unified-runtime#1415 was merged for the related tests to pass the CI. Thanks!

@@ -1,4 +1,4 @@
// RUN: %{build} -O3 -o %t.out -Xsycl-target-backend=nvptx64-nvidia-cuda --cuda-gpu-arch=sm_70
// RUN: %clangxx -fsycl -fsycl-targets=%{sycl_triple} %if any-device-is-cuda %{ -Xsycl-target-backend --cuda-gpu-arch=sm_70 %} %s -o %t.out
Copy link
Contributor

@aelovikov-intel aelovikov-intel Jun 13, 2024

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Why can't you use %{build}?

@GeorgeWeb GeorgeWeb closed this Sep 11, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

4 participants