Skip to content
View jafetsoto's full-sized avatar
4 followers · 3 following
  • Universidad de Costa Rica
  • San José, Costa Rica
  • 12:15 (UTC -06:00)

Block or report jafetsoto

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
jafetsoto/README.md

Exploring the Universe of Electrical and Computer Engineering: The Force Awakens 🌌

"Fear is the path to the dark side. Fear leads to anger, anger leads to hate, hate leads to suffering." - Master Yoda

Welcome to my profile! Here you'll find a brief description of my studies and interests in the field of electrical and computer engineering, and a glimpse into my latest projects.

📚 Academic Focus and Expertise 📚

I am currently pursuing studies in Electrical Engineering with a focus on Networks and Computers. My academic journey has involved a deep dive into areas such as:

  • Digital Computer Architecture: Understanding the core principles and design methodologies.
  • VLSI Flow and RTL Design: Proficiency in these critical aspects of hardware design, including synthesis.
  • Embedded Systems: Strong knowledge and practical expertise.
  • FPGA Technology: Substantial experience and skills in FPGA utilization. Familiarity with industry protocols such as AXI and I2C.

🚀 Technical Skills 🚀

  • Programming Languages: Python, (System)Verilog, C/C++, MATLAB (Basic proficiency)
  • Synthesis Tools: Yosys, Xilinx Vivado

Pinned Loading

  1. IE0527_P_Simulacion IE0527_P_Simulacion Public

    Simulación de la implementación de un chat de texto entre la habitación de una casa y una casita de árbol en el jardín.

    Python

  2. RVfpga-Cache-Implementation RVfpga-Cache-Implementation Public

    Taking as a base the RVfpga system, designed for the Nexys 4DDR board, we will incorporate a cache memory into the system.

    SystemVerilog

  3. IE0624-Laboratorio_De_Microcontroladores- IE0624-Laboratorio_De_Microcontroladores- Public

    Trabajo realizado para el curso Laboratorio de Microcontroladores (IE0623).

    C

  4. Cython Cython Public

    Este repositorio contiene el codigo generado para la guía de introducción a Cython en español.

    C