update with full sram block

mattvenn · Mar 10, 2022 · f6a9355 · f6a9355
1 parent d50221a
commit f6a9355
Show file tree

Hide file tree

Showing 4 changed files with 5 additions and 5 deletions.
diff --git a/gds/user_project_wrapper.gds.gz b/gds/user_project_wrapper.gds.gz
diff --git a/mag/user_project_wrapper.mag b/mag/user_project_wrapper.mag
@@ -1,7 +1,7 @@
 magic
 tech sky130A
 magscale 1 2
-timestamp 1646414953
+timestamp 1646921648
 << metal1 >>
 rect 71774 702992 71780 703044
 rect 71832 703032 71838 703044

diff --git a/maglef/user_project_wrapper.mag b/maglef/user_project_wrapper.mag
@@ -1,7 +1,7 @@
 magic
 tech sky130A
 magscale 1 2
-timestamp 1646414967
+timestamp 1646921675
 << obsli1 >>
 rect 201304 98159 279931 289703
 << obsm1 >>
@@ -3851,8 +3851,8 @@ port 645 nsew signal input
 string FIXED_BBOX 0 0 584000 704000
 string LEFclass BLOCK
 string LEFview TRUE
-string GDS_END 9202524
+string GDS_END 18904316
 string GDS_FILE /home/matt/work/asic-workshop/shuttle5/zero_to_asic_mpw5/openlane/user_project_wrapper/runs/user_project_wrapper/results/finishing/user_project_wrapper.magic.gds
-string GDS_START 7053620
+string GDS_START 16755412
 << end >>
 
diff --git a/signoff/user_project_wrapper/final_summary_report.csv b/signoff/user_project_wrapper/final_summary_report.csv
@@ -1,2 +1,2 @@
 ,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
-0,/home/matt/work/asic-workshop/shuttle5/zero_to_asic_mpw5/openlane/user_project_wrapper,user_project_wrapper,user_project_wrapper,flow completed,0h1m9s0ms,0h0m41s0ms,-2.0,-1,-1,-1,628.64,4,0,0,0,0,0,0,0,0,0,-1,-1,765086,3394,0.0,-1,-1,0.0,0.0,0.0,-1,-1,0.0,0.0,-1,0.0,3.79,5.59,1.43,1.48,-1,74,1356,74,1356,0,0,0,4,0,0,0,0,0,0,0,0,-1,-1,-1,0,0,0,0,100.0,10.0,10,AREA 0,5,50,1,180,180,0.55,0.7,sky130_fd_sc_hd,4,0
+0,/home/matt/work/asic-workshop/shuttle5/zero_to_asic_mpw5/openlane/user_project_wrapper,user_project_wrapper,user_project_wrapper,flow completed,0h1m21s0ms,0h0m41s0ms,-2.0,-1,-1,-1,623.92,4,0,0,0,0,0,0,0,0,0,-1,-1,765086,3394,0.0,-1,-1,0.0,0.0,0.0,-1,-1,0.0,0.0,-1,0.0,3.79,5.59,1.43,1.48,-1,74,1356,74,1356,0,0,0,4,0,0,0,0,0,0,0,0,-1,-1,-1,0,0,0,0,100.0,10.0,10,AREA 0,5,50,1,180,180,0.55,0.7,sky130_fd_sc_hd,4,0