UART-protocol

UART - RTL Design and Verification UART protocol is designed and the same is verified effectively using testbench. Design part involves designing of all the submodules of transmitter and receiver sections, FSM,parity generator and clock divider. In verification, different test cases are used to verify the working operation of the design.