A HW engineer/architect.
The work here is a result of weekend projects.
Highlights
- Pro
Pinned Loading
-
-
brainf__k_CPU
brainf__k_CPU PublicA CPU that executes brainf**k language. Can be synthesized on FPGA
Verilog 12
-
CVBookExercise
CVBookExercise PublicExercises from Programming Computer Vision with Python
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.