Skip to content

Commit

Permalink
Add LCSC part numbers
Browse files Browse the repository at this point in the history
  • Loading branch information
newAM committed Jul 24, 2023
1 parent 721b2fc commit 67ec371
Show file tree
Hide file tree
Showing 6 changed files with 1,801 additions and 1,288 deletions.
2 changes: 1 addition & 1 deletion README.md
Original file line number Diff line number Diff line change
Expand Up @@ -18,7 +18,7 @@ A bill of materials generated by [InteractiveHtmlBom] can be viewed at <https://

## Software Used

- [KiCad](http://kicad.org/) 6.0.0 release
- [KiCad](http://kicad.org/) 7.0.0 release

[InteractiveHtmlBom]: https://github.com/openscopeproject/InteractiveHtmlBom/issues
[Wiznet W5500]: https://www.wiznet.io/product-item/w5500/
Expand Down
2 changes: 2 additions & 0 deletions poe-addon.kicad_prl
Original file line number Diff line number Diff line change
Expand Up @@ -3,10 +3,12 @@
"active_layer": 37,
"active_layer_preset": "",
"auto_track_width": true,
"hidden_netclasses": [],
"hidden_nets": [],
"high_contrast_mode": 0,
"net_color_mode": 1,
"opacity": {
"images": 0.6,
"pads": 1.0,
"tracks": 1.0,
"vias": 1.0,
Expand Down
132 changes: 97 additions & 35 deletions poe-addon.kicad_pro
Original file line number Diff line number Diff line change
@@ -1,5 +1,6 @@
{
"board": {
"3dviewports": [],
"design_settings": {
"defaults": {
"board_outline_line_width": 0.19999999999999998,
Expand Down Expand Up @@ -129,7 +130,8 @@
"zones_allow_external_fillets": false,
"zones_use_no_outline": true
},
"layer_presets": []
"layer_presets": [],
"viewports": []
},
"boards": [],
"cvpcb": {
Expand Down Expand Up @@ -313,18 +315,23 @@
"rule_severities": {
"bus_definition_conflict": "error",
"bus_entry_needed": "error",
"bus_label_syntax": "error",
"bus_to_bus_conflict": "error",
"bus_to_net_conflict": "error",
"conflicting_netclasses": "error",
"different_unit_footprint": "error",
"different_unit_net": "error",
"duplicate_reference": "error",
"duplicate_sheet_names": "error",
"endpoint_off_grid": "warning",
"extra_units": "error",
"global_label_dangling": "warning",
"hier_label_mismatch": "error",
"label_dangling": "error",
"lib_symbol_issues": "warning",
"missing_bidi_pin": "warning",
"missing_input_pin": "warning",
"missing_power_pin": "error",
"missing_unit": "warning",
"multiple_net_names": "warning",
"net_not_bus_member": "warning",
"no_connect_connected": "warning",
Expand All @@ -334,6 +341,7 @@
"pin_to_pin": "warning",
"power_pin_not_driven": "error",
"similar_labels": "warning",
"simulation_model_issue": "ignore",
"unannotated": "error",
"unit_value_mismatch": "error",
"unresolved_variable": "error",
Expand All @@ -351,7 +359,7 @@
"net_settings": {
"classes": [
{
"bus_width": 12.0,
"bus_width": 12,
"clearance": 0.2,
"diff_pair_gap": 0.16,
"diff_pair_via_gap": 0.25,
Expand All @@ -365,10 +373,10 @@
"track_width": 0.2032,
"via_diameter": 0.6858,
"via_drill": 0.3302,
"wire_width": 6.0
"wire_width": 6
},
{
"bus_width": 12.0,
"bus_width": 12,
"clearance": 0.1524,
"diff_pair_gap": 0.1524,
"diff_pair_via_gap": 0.25,
Expand All @@ -377,23 +385,15 @@
"microvia_diameter": 0.6858,
"microvia_drill": 0.3302,
"name": "Differential",
"nets": [
"/CRXIN",
"/CRXIP",
"/W5500 Ethernet Interface/RXIN",
"/W5500 Ethernet Interface/RXIP",
"/W5500 Ethernet Interface/TXON",
"/W5500 Ethernet Interface/TXOP"
],
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.1524,
"via_diameter": 0.6858,
"via_drill": 0.3302,
"wire_width": 6.0
"wire_width": 6
},
{
"bus_width": 12.0,
"bus_width": 12,
"clearance": 0.2,
"diff_pair_gap": 0.2032,
"diff_pair_via_gap": 0.25,
Expand All @@ -402,25 +402,15 @@
"microvia_diameter": 0.6858,
"microvia_drill": 0.3302,
"name": "Power",
"nets": [
"/CT",
"/PoE PD Interface/RTN",
"/PoE PD Interface/VC12",
"/PoE PD Interface/VC36",
"/PoE PD Interface/VC45",
"/PoE PD Interface/VC78",
"/PoE PD Interface/VIN",
"/PoE PD Interface/VPORTN"
],
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.3048,
"via_diameter": 0.6858,
"via_drill": 0.3302,
"wire_width": 6.0
"wire_width": 6
},
{
"bus_width": 12.0,
"bus_width": 12,
"clearance": 0.2,
"diff_pair_gap": 0.16,
"diff_pair_via_gap": 0.25,
Expand All @@ -429,23 +419,89 @@
"microvia_diameter": 0.6858,
"microvia_drill": 0.3302,
"name": "PowerSmall",
"nets": [
"+3V3",
"/W5500 Ethernet Interface/XCAP",
"GND"
],
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.25,
"via_diameter": 0.6858,
"via_drill": 0.3302,
"wire_width": 6.0
"wire_width": 6
}
],
"meta": {
"version": 2
"version": 3
},
"net_colors": null
"net_colors": null,
"netclass_assignments": null,
"netclass_patterns": [
{
"netclass": "Differential",
"pattern": "/CRXIN"
},
{
"netclass": "Differential",
"pattern": "/CRXIP"
},
{
"netclass": "Differential",
"pattern": "/W5500 Ethernet Interface/RXIN"
},
{
"netclass": "Differential",
"pattern": "/W5500 Ethernet Interface/RXIP"
},
{
"netclass": "Differential",
"pattern": "/W5500 Ethernet Interface/TXON"
},
{
"netclass": "Differential",
"pattern": "/W5500 Ethernet Interface/TXOP"
},
{
"netclass": "Power",
"pattern": "/CT"
},
{
"netclass": "Power",
"pattern": "/PoE PD Interface/RTN"
},
{
"netclass": "Power",
"pattern": "/PoE PD Interface/VC12"
},
{
"netclass": "Power",
"pattern": "/PoE PD Interface/VC36"
},
{
"netclass": "Power",
"pattern": "/PoE PD Interface/VC45"
},
{
"netclass": "Power",
"pattern": "/PoE PD Interface/VC78"
},
{
"netclass": "Power",
"pattern": "/PoE PD Interface/VIN"
},
{
"netclass": "Power",
"pattern": "/PoE PD Interface/VPORTN"
},
{
"netclass": "PowerSmall",
"pattern": "+3V3"
},
{
"netclass": "PowerSmall",
"pattern": "/W5500 Ethernet Interface/XCAP"
},
{
"netclass": "PowerSmall",
"pattern": "GND"
}
]
},
"pcbnew": {
"last_paths": {
Expand All @@ -461,6 +517,8 @@
"schematic": {
"annotate_start_num": 0,
"drawing": {
"dashed_lines_dash_length_ratio": 12.0,
"dashed_lines_gap_length_ratio": 3.0,
"default_line_thickness": 6.0,
"default_text_size": 50.0,
"field_names": [],
Expand Down Expand Up @@ -492,7 +550,11 @@
"page_layout_descr_file": "",
"plot_directory": "",
"spice_adjust_passive_values": false,
"spice_current_sheet_as_root": false,
"spice_external_command": "spice \"%I\"",
"spice_model_current_sheet_as_root": true,
"spice_save_all_currents": false,
"spice_save_all_voltages": false,
"subpart_first_id": 65,
"subpart_id_separator": 0
},
Expand Down
Loading

0 comments on commit 67ec371

Please sign in to comment.