Hardware and Computer Systems Engineer
-
University of Ioannina
- Ioannina, Greece
- @pantelisEVs
- in/patsaoglou-pantelis
Highlights
- Pro
Pinned Loading
-
-
ThingsCore-1
ThingsCore-1 PublicLinux capable mPCIe SOM based on the STM32MP1 MPU with 512MB DDR3+32MB NOR FLASH+WIFI+ETHERNET capabilities
-
JTAG-IEEE-1149.1
JTAG-IEEE-1149.1 PublicBasic JTAG standard implementation in Verilog and integration with a CUT
Verilog 3
-
LRS-NODE-1
LRS-NODE-1 PublicIoT node based on a LoraWAN STM32WLE module used for Environmental Monitoring (Hackathon 2025 follow-up)
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.