You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
The WISC-SP13 processor was created for cs552 Introduction to Computer Architecture. It is a five stage pipelined processor based off of a MIPS ISA. Features include a cache, branch prediction, and stalling memory.