This repository demonstrates FPGA work by Pengu Systems. It includes the following:
- Pulsed RADAR prototyping - Vivado HLS project for experimenting with a pulsed RADAR transceiver
- HDL examples - A small collection of headless HDL file examples
- AXI4S Virtual FIFO buffer - A buffering scheme for high bandwidth, multi channel, async, axi4 streams