Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

dGPU SR-IOV patches #30

Merged
merged 8 commits into from
Aug 29, 2024
Merged

dGPU SR-IOV patches #30

merged 8 commits into from
Aug 29, 2024

Conversation

phreer
Copy link

@phreer phreer commented Aug 23, 2024

This will close #18.

@sysopenci
Copy link

Dependent pr program name is not compatable this pr's program name, for more details please check tracked_on

yhe39 and others added 3 commits August 23, 2024 01:53
@yhe39 @phreer
drm/virtio: Support tile-4 modifier
1ed41d3 
Tile-4 is supported by Intel DG2. Support it could benefit performance.

Tracked-On: OAM-123143
Signed-off-by: HeYue <yue.he@intel.com>
@phreer
dma-buf: Add internal dynamic mapping function
0ee1b9e 
...which allows setting attach->peer2peer without implementing dynamic
importer_ops.

Tracked-On: OAM-123143
Signed-off-by: Weifeng Liu <weifeng.liu@intel.com>
@phreer
drm/virtio: Use DMA API in PRIME importing code
8824d05 
TODO: We must always use DMA addresses for the following two reasons:

1. By design we are not allowed to access the struct page backing a
   scatter list, especially when config DMABUF_DEBUG is turned on in
   which case the addresses will be mangled by the core.
2. DMA addresses are required for dGPU local memory sharing between
   host and guest.

Tracked-On: OAM-123143
Signed-off-by: Weifeng Liu <weifeng.liu@intel.com>
@sysopenci
Copy link

Dependent pr program name is not compatable this pr's program name, for more details please check tracked_on

@sysopenci
Copy link

Dependent pr program name is not compatable this pr's program name, for more details please check tracked_on

@sysopenci
Copy link

Improper Commit Message
Tracked on not found in commit message,
make sure Tracked-On: Jira-ticket is present.

@sysopenci
Copy link

Improper Commit Message
Tracked on not found in commit message,
make sure Tracked-On: Jira-ticket is present.

feijiang1
feijiang1 approved these changes Aug 28, 2024
View reviewed changes
Copy link

@feijiang1 feijiang1 left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM

xyzhao2018
xyzhao2018 reviewed Aug 28, 2024
View reviewed changes
Copy link
Contributor

@xyzhao2018 xyzhao2018 left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Please add "Test Done" part before merge.

@phreer
drm/virtio: Add allow_p2p capability
9b774c4 
This feature is mainly for dGPU local memory sharing between host and
guest.  Presence of this capability means that the virtio-GPU backend is
expecting local memory buffers for scan-out.

Tracked-On: OAM-123143
Signed-off-by: Weifeng Liu <weifeng.liu@intel.com>
@phreer
Copy link
Author

phreer commented Aug 28, 2024

Please add "Test Done" part before merge.

Done. Please review and approve it!

@sysopenci
Copy link

Dependent pr program name is not compatable this pr's program name, for more details please check tracked_on

1 similar comment
@sysopenci
Copy link

Dependent pr program name is not compatable this pr's program name, for more details please check tracked_on

@yhe39 @phreer
drm/virtio: Add multiple planar format buffer support
8ddc50b 
Add multiple gem obj backs for virtio gpu framebuffer to support multiple
planer for some pixel format.

Test-done:
- GAS;
- iGPU VF + virtio-GPU;
- iGPU VF + dGPU passthrough.

Tracked-On: OAM-124054
Signed-off-by: hangliu1 <hang1.liu@intel.com>
Signed-off-by: HeYue <yue.he@intel.com>
Signed-off-by: Weifeng Liu <weifeng.liu@intel.com>
@sysopenci
Copy link

Android CI has started Engineering Build for this issue ,Please check the linked Tracked-On issue/Android CI Web for more details.

2 similar comments
@sysopenci
Copy link

Android CI has started Engineering Build for this issue ,Please check the linked Tracked-On issue/Android CI Web for more details.

@sysopenci
Copy link

Android CI has started Engineering Build for this issue ,Please check the linked Tracked-On issue/Android CI Web for more details.

@sysopenci
Copy link

FAILURE: Android CI has completed Engineering Build for this issue.Please check the linked Tracked-On issue/Android CI Web for more details.

2 similar comments
@sysopenci
Copy link

FAILURE: Android CI has completed Engineering Build for this issue.Please check the linked Tracked-On issue/Android CI Web for more details.

@sysopenci
Copy link

FAILURE: Android CI has completed Engineering Build for this issue.Please check the linked Tracked-On issue/Android CI Web for more details.

@sysopenci
Copy link

Android CI has started Engineering Build for this issue ,Please check the linked Tracked-On issue/Android CI Web for more details.

feijiang1
feijiang1 approved these changes Aug 29, 2024
View reviewed changes
Copy link

@feijiang1 feijiang1 left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM

@JeevakaPrabu JeevakaPrabu mentioned this pull request Aug 29, 2024
Merged
@sysopenci
Copy link

SUCCESS: Android CI has completed Engineering Build for this issue.Please check the linked Tracked-On issue/Android CI Web for more details.

@sysopenci sysopenci added the Engineering Build Successful Engineering Build Successful label Aug 29, 2024
@sysopenci
Copy link

Android CI has started MERGE Build for this pr ,Please check the linked Tracked-On issue/Android CI Web for more details.

@sysopenci sysopenci merged commit 5aff8c2 into projectceladon:celadon/u/mr0/master Aug 29, 2024
14 checks passed
@sysopenci
Copy link

Android CI has completed MERGE Build for this pr, build is SUCCESS. Please check the linked Tracked-On issue/Android CI Web for more details. For Binaries: /cactus-absp-or-local/celadon_umr0_master-merge/44

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@xyzhao2018 xyzhao2018 xyzhao2018 left review comments

@feijiang1 feijiang1 feijiang1 approved these changes

Assignees
No one assigned
Labels
Developer Approved Engineering Build Successful Engineering Build Successful PR approved Valid commit message
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
6 participants
@phreer @sysopenci @feijiang1 @xyzhao2018 @yhe39 @liuhang-bit