Skip to content
View r4hulrr's full-sized avatar
1 follower · 1 following

Block or report r4hulrr

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. ausign ausign Public

    Real-time Auslan (Australian Sign Language) to English speech translation glove. Built with ESP32-S3, flex sensors, IMU on a custom PCB, and a Bluetooth-connected Python GUI.

    C++ 1 1

  2. logic-gate-learner logic-gate-learner Public

    Hardware accelerator implemented on an Arty A7 100T FPGA for a custom neural network, designed from scratch in Python using only NumPy, trained for MNIST digit recognition

    Verilog 1

  3. micro-rv micro-rv Public

    A minimal RV32I softcore CPU written in VHDL. Implements the full base integer ISA. Built from scratch for FPGA testing, learning, and verification.

    VHDL 1

  4. stm-32-bms stm-32-bms Public

    A Battery Management System (BMS) developed using the STM32F446RET6 MCU, featuring real-time monitoring, overcharge and overheat protection, and cell balancing.

    C 1

  5. chv003_gpio_driver chv003_gpio_driver Public

    Custom GPIO driver for the CH32V003 microcontroller, designed for efficient pin control, interrupts, and low-level hardware access.

    C