Skip to content

Commit

Permalink
fix formatting
Browse files Browse the repository at this point in the history
  • Loading branch information
rohanku committed Sep 20, 2024
1 parent c4ce1f0 commit a485b50
Show file tree
Hide file tree
Showing 4 changed files with 21 additions and 32 deletions.
21 changes: 8 additions & 13 deletions src/blocks/gate/mod.rs
Original file line number Diff line number Diff line change
@@ -1,19 +1,14 @@
use std::collections::HashSet;

use serde::{Deserialize, Serialize};
use substrate::{
component::Component,
layout::{
cell::{CellPort, PortConflictStrategy},
layers::selector::Selector,
placement::{align::AlignMode, array::ArrayTiler},
},
};

use super::decoder::{
self,
layout::{DecoderGate, DecoderGateParams, DecoderTap},
};
use substrate::component::Component;
use substrate::layout::cell::{CellPort, PortConflictStrategy};
use substrate::layout::layers::selector::Selector;
use substrate::layout::placement::align::AlignMode;
use substrate::layout::placement::array::ArrayTiler;

use super::decoder::layout::{DecoderGate, DecoderGateParams, DecoderTap};
use super::decoder::{self};

pub mod layout;
pub mod schematic;
Expand Down
11 changes: 4 additions & 7 deletions src/blocks/rmux/mod.rs
Original file line number Diff line number Diff line change
@@ -1,11 +1,8 @@
use serde::Serialize;
use substrate::{
component::Component,
layout::{
cell::{CellPort, PortConflictStrategy},
placement::{align::AlignMode, array::ArrayTiler},
},
};
use substrate::component::Component;
use substrate::layout::cell::{CellPort, PortConflictStrategy};
use substrate::layout::placement::align::AlignMode;
use substrate::layout::placement::array::ArrayTiler;

mod layout;
mod schematic;
Expand Down
10 changes: 5 additions & 5 deletions src/blocks/sram/testbench/mod.rs
Original file line number Diff line number Diff line change
Expand Up @@ -417,11 +417,11 @@ impl Testbench for SramTestbench {
.unwrap(),
);

let signals = (0..self.params.sram.data_width)
.map(|i| format!("dout[{i}]"))
.collect();
ctx.save(Save::Signals(signals));
// ctx.save(Save::All);
// let signals = (0..self.params.sram.data_width)
// .map(|i| format!("dout[{i}]"))
// .collect();
// ctx.save(Save::Signals(signals));
ctx.save(Save::All);

let vdd = SiValue::with_precision(self.params.vdd, SiPrefix::Nano);

Expand Down
11 changes: 4 additions & 7 deletions src/blocks/wmux/mod.rs
Original file line number Diff line number Diff line change
@@ -1,11 +1,8 @@
use serde::{Deserialize, Serialize};
use substrate::{
component::Component,
layout::{
cell::{CellPort, PortConflictStrategy, PortId},
placement::{align::AlignMode, array::ArrayTiler},
},
};
use substrate::component::Component;
use substrate::layout::cell::{CellPort, PortConflictStrategy, PortId};
use substrate::layout::placement::align::AlignMode;
use substrate::layout::placement::array::ArrayTiler;

mod layout;
mod schematic;
Expand Down

0 comments on commit a485b50

Please sign in to comment.