Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

SSE spec #147

Merged
merged 3 commits into from
May 14, 2024
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 2 additions & 0 deletions Makefile
Original file line number Diff line number Diff line change
Expand Up @@ -23,13 +23,15 @@ DEPS += src/ext-sys-suspend.adoc
DEPS += src/ext-cppc.adoc
DEPS += src/ext-nested-acceleration.adoc
DEPS += src/ext-steal-time.adoc
DEPS += src/ext-sse.adoc
DEPS += src/ext-experimental.adoc
DEPS += src/ext-vendor.adoc
DEPS += src/ext-firmware.adoc
DEPS += src/references.adoc
IMAGES = images/riscv-sbi-intro1.png
IMAGES += images/riscv-sbi-intro2.png
IMAGES += images/riscv-sbi-hsm.png
IMAGES += images/riscv-sbi-sse-sm.png
REVSNIP = $(SPEC)/autogenerated/revision.adoc-snippet
TARGETS = riscv-sbi.pdf
TARGETS += riscv-sbi.html
Expand Down
Binary file added images/riscv-sbi-sse-sm.png
Loading
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
8 changes: 5 additions & 3 deletions riscv-sbi.adoc
Original file line number Diff line number Diff line change
Expand Up @@ -4,7 +4,7 @@
:company: RISC-V.org
// Pull in variable with revision info
include::autogenerated/revision.adoc-snippet[]
:revremark: This document is Ratified. No changes are allowed. Any desired or needed changes can be the subject of a follow-on new extension. Ratified extensions are never revised. Visit http://riscv.org/spec-state for further details.
:revremark: Assume everything can change.
:url-riscv: http://riscv.org
:doctype: book
:preface-title: Preamble
Expand Down Expand Up @@ -38,9 +38,9 @@ endif::[]

// Preamble
[WARNING]
.This document is in the link:http://riscv.org/spec-state[Ratified state]
.This document is in the link:http://riscv.org/spec-state[Development]
====
No changes are allowed. Any desired or needed changes can be the subject of a follow-on new extension. Ratified extensions are never revised
Assume everything can change.

====

Expand Down Expand Up @@ -94,6 +94,8 @@ include::src/ext-nested-acceleration.adoc[]

include::src/ext-steal-time.adoc[]

include::src/ext-sse.adoc[]

include::src/ext-experimental.adoc[]

include::src/ext-vendor.adoc[]
Expand Down
2 changes: 2 additions & 0 deletions src/binary-encoding.adoc
Original file line number Diff line number Diff line change
Expand Up @@ -47,6 +47,8 @@ error codes.
| SBI_ERR_ALREADY_STARTED | -7 | Already started
| SBI_ERR_ALREADY_STOPPED | -8 | Already stopped
| SBI_ERR_NO_SHMEM | -9 | Shared memory not available
| SBI_ERR_INVALID_STATE | -10 | Invalid state
| SBI_ERR_BAD_RANGE | -11 | Bad (or invalid) range
|===

An `ECALL` with an unsupported SBI extension ID (*EID*) or an unsupported SBI
Expand Down
5 changes: 5 additions & 0 deletions src/changelog.adoc
Original file line number Diff line number Diff line change
@@ -1,5 +1,10 @@
== Change Log

=== Version 3.0-rc1
* Added SBI SSE extension
* Added error code SBI_ERR_BAD_RANGE
* Added error code SBI_ERR_INVALID_STATE

=== Version 2.0
* Clarification around SBI PMU set memory function
* Base extension function name typo fix
Expand Down
Loading
Loading