Skip to content

Commit

Permalink
Update README.md
Browse files Browse the repository at this point in the history
  • Loading branch information
shahed22 authored Jul 31, 2024
1 parent ddcbd55 commit 3cbd116
Showing 1 changed file with 2 additions and 0 deletions.
2 changes: 2 additions & 0 deletions README.md
Original file line number Diff line number Diff line change
Expand Up @@ -133,3 +133,5 @@ The Verilog Module Generator application follows these steps to create a Verilog
## License
This project is licensed under the MIT License.
<img width="369" alt="image" src="https://github.com/user-attachments/assets/921d4bdf-3330-4b03-9ff0-c33f7b9f0459">

0 comments on commit 3cbd116

Please sign in to comment.