Skip to content
View suoglu's full-sized avatar
🎩
I may be slow to respond.
🎩
I may be slow to respond.
26 followers · 3 following

Achievements

Achievement: StarstruckAchievement: Arctic Code Vault ContributorAchievement: Pull Shark

Achievements

Achievement: StarstruckAchievement: Arctic Code Vault ContributorAchievement: Pull Shark

Block or report suoglu

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
suoglu/README.md
  • 👋 Hi, I am Yigit
  • 👀 I’m interested in RTL design, embedded programming and scripting
  • 👾 I mostly use Verilog and C++, sometimes Python and a little bit Bash
  • 📫 How to reach me: yigit.suoglu@proton.me or suoglu@icloud.com
    • If you have a problem with your homework, please ask it to your instructor
      • I don't really have time to explain stuff to strangers and it is kind a their job
    • If there is an issue with one of the repositories or you want a feature to be added, please use issues
      • I think it is easier to keep track and more transparent
      • Or feel free to implement it yourself; much better as more people contribute!
    • Also open to collaborations in interesting open source projects
  • 🌐 Also check out suoglu.github.io

Popular repositories Loading

  1. Fixed-Floating-Point-Adder-Multiplier Fixed-Floating-Point-Adder-Multiplier Public

    16-bit Adder Multiplier hardware on Digilent Basys 3

    Verilog 63 14

  2. Pmod Pmod Public

    Collection of simple interfaces for Digilent Pmods

    Verilog 9 3

  3. Digital_Clock Digital_Clock Public

    Verilog code for a digital clock

    Verilog 6 2

  4. Integer-Multiplier-Hardware-Parameterized Integer-Multiplier-Hardware-Parameterized Public

    Source code for pure combinational 16 bit integer multiplier hardware

    Verilog 5 3

  5. Carry-Save-Multiplier Carry-Save-Multiplier Public

    Parameterized and 4-bit carry save multiplier design

    Verilog 5 1

  6. IR-Transreceiver IR-Transreceiver Public

    Encoder and decoder modules for infrared receivers, transmitters and remotes

    Verilog 5 2