#

apb-interface

Here is 1 public repository matching this topic...

VadanShah / aes-apb-ctr

An AES-128 encryption module in CTR mode with APB interface, implemented in Verilog for FPGA-based secure data communication systems.

crypto aes-encryption verilog-hdl hardware-security counter-mode apb-interface

Updated May 29, 2025
Verilog

Improve this page

Add a description, image, and links to the apb-interface topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the apb-interface topic, visit your repo's landing page and select "manage topics."