arithematic-circuits

Here is 1 public repository matching this topic...

VLSI-Shubh / Delay-and-Power-Analysis-of-a-Static-8x8-Dadda-Multiplier-Circuit

High-speed 8×8 Dadda multiplier designed in 45nm CMOS technology with hybrid transmission gate/CMOS logic. Features 4:2 compressor-based partial product reduction, critical path delay of 0.204ns, and comprehensive delay & power analysis.

vlsi-physical-design dadda-multiplier delay-analysis cmos-logic arithematic-circuits

Updated Mar 10, 2025

Improve this page

Add a description, image, and links to the arithematic-circuits topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the arithematic-circuits topic, visit your repo's landing page and select "manage topics."

Learn more

Provide feedback

Saved searches

Use saved searches to filter your results more quickly

arithematic-circuits

Here is 1 public repository matching this topic...

VLSI-Shubh / Delay-and-Power-Analysis-of-a-Static-8x8-Dadda-Multiplier-Circuit

Improve this page

Add this topic to your repo