axi-bus

Here are 4 public repositories matching this topic...

Bus bridges and other odds and ends

Example workflow project for VHDL development.

Performance counter to measure latency between two AXI Stream interfaces with pattern matching as trigger.

This is a hardware project of an inline memory compressor that reduces the amount of memory used by embedded systems

Add a description, image, and links to the axi-bus topic page so that developers can more easily learn about it.

To associate your repository with the axi-bus topic, visit your repo's landing page and select "manage topics."