Deep Learning Accelerator (Convolution Neural Networks)
-
Updated
Dec 15, 2017 - Verilog
Deep Learning Accelerator (Convolution Neural Networks)
A bit-serial CPU written in VHDL, with a simulator written in C.
Add a description, image, and links to the bit-serial topic page so that developers can more easily learn about it.
To associate your repository with the bit-serial topic, visit your repo's landing page and select "manage topics."