#
clock-domain-crossing
Here are 7 public repositories matching this topic...
Asynchronous FIFO for transferring data between two asynchronous clock domains
-
Updated
Jun 3, 2016 - Verilog
FIFO implementation with different clock domains for read and write.
-
Updated
Aug 17, 2021 - Verilog
Utilities for clock-domain crossing with an FPGA
-
Updated
Jun 27, 2020 - SystemVerilog
Final project for the class "Application Specific Integrated Circuit Development"
-
Updated
Oct 21, 2021 - SystemVerilog
In digital design, it is sometimes necessary to transfer data from one clock domain to another. However because of the nature of how data is stored, there is a probability the transaction will have a setup and hold violation or data is lost because of the different between the domain speeds.
-
Updated
Nov 20, 2020 - VHDL
A Fault Tolerant Globally-Asynchronous-Locally-Synchronous Inter-Chip Communication Bridge on FPGAs
fpga
communication-protocol
asynchronous
embedded-systems
fault-tolerant
fault-detection
network-on-chip
interchip-bridge
clock-domain-crossing
-
Updated
Oct 30, 2017 - VHDL
Improve this page
Add a description, image, and links to the clock-domain-crossing topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the clock-domain-crossing topic, visit your repo's landing page and select "manage topics."