Hardware designs modelled with verilog
-
Updated
Mar 9, 2021 - Verilog
Hardware designs modelled with verilog
verilog files
Floating point multiplier with rounder, exception handler and assertions in SystemVerilog. Project is part of class HW-2, ECE AUTH.
An efficient multi-format low-precision floating-point multiplier
float-arithmatic
A detailed and commented floating point multiplier code for a standard ARM architecture.
Add a description, image, and links to the floating-point-multiplication topic page so that developers can more easily learn about it.
To associate your repository with the floating-point-multiplication topic, visit your repo's landing page and select "manage topics."