XLS: Accelerated HW Synthesis
-
Updated
Dec 24, 2024 - C++
#
high-level-synthesis
Here are 122 public repositories matching this topic...
A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
python c fpga hls hardware vhdl pipelines open-source-hardware high-level-synthesis hardware-description-language fpga-accelerators fpga-acceleration fpga-programming hardware-description
-
Updated
Dec 8, 2024 - VHDL
Intermediate Language (IL) for Hardware Accelerator Generators
-
Updated
Dec 19, 2024 - Rust
DaCe - Data Centric Parallel Programming
-
Updated
Dec 25, 2024 - Python
NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
python deep-learning neural-network compiler hardware verilog-hdl pyverilog high-level-synthesis onnx veriloggen
-
Updated
Oct 17, 2023 - Python
HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing
-
Updated
Apr 20, 2024 - Python
Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
-
Updated
Mar 15, 2022 - C++
A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
-
Updated
Apr 23, 2024 - C++
Veriloggen: A Mixed-Paradigm Hardware Construction Framework
-
Updated
Aug 10, 2024 - Python
FPGA Accelerator for CNN using Vivado HLS
-
Updated
Oct 25, 2021 - C++
PandA-bambu public repository
-
Updated
Oct 7, 2024 - C++
A Compiler for the Popr Language
language dependent-types functional compiler concatenative verilog logic-programming non-deterministic partial-evaluators supercompiler linear-logic popr popr-compiler high-level-synthesis
-
Updated
Jan 7, 2021 - C
Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
-
Updated
Nov 14, 2021 - C++
Allo: A Programming Model for Composable Accelerator Design
-
Updated
Dec 25, 2024 - Python
Time-sensitive affine types for predictable hardware generation
-
Updated
Jul 18, 2024 - Scala
CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture
fpga deeplearning design-space-exploration versal high-level-synthesis electronic-design-automation heterogeneous-computing acap domain-specific-architecture versalacap
-
Updated
Nov 7, 2024 - C++
Polyphony is Python based High-Level Synthesis compiler.
-
Updated
Nov 10, 2024 - Python
A formally verified high-level synthesis tool based on CompCert and written in Coq.
-
Updated
Jun 20, 2024 - Coq
High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS
-
Updated
Sep 27, 2024 - C++
Tutorials on HLS Design
-
Updated
Jan 16, 2020 - C++
Improve this page
Add a description, image, and links to the high-level-synthesis topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the high-level-synthesis topic, visit your repo's landing page and select "manage topics."