Leaky Integrate and Fire (LIF) model implementation for FPGA
-
Updated
Oct 28, 2023 - Verilog
Leaky Integrate and Fire (LIF) model implementation for FPGA
This repository is an implementation of LIF neuron model (Leaky Integrate and Fire), Adaptive LIF and Adaptive Exponential LIF from scratch.
Leaky Integrate and fire model Example
Add a description, image, and links to the lif-model topic page so that developers can more easily learn about it.
To associate your repository with the lif-model topic, visit your repo's landing page and select "manage topics."