This repository contains a proposal UVM testbench for aproximated circuits.
-
Updated
Oct 24, 2019 - SystemVerilog
This repository contains a proposal UVM testbench for aproximated circuits.
Add a description, image, and links to the proposal-uvm-testbench topic page so that developers can more easily learn about it.
To associate your repository with the proposal-uvm-testbench topic, visit your repo's landing page and select "manage topics."