This is a 16-bit simple processor written in Systemverilog. Please check SimpleProject.docx to see each module's detail.
-
Updated
Oct 2, 2023 - SystemVerilog
#
simple-processor
Here is 1 public repository matching this topic...
Improve this page
Add a description, image, and links to the simple-processor topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the simple-processor topic, visit your repo's landing page and select "manage topics."