A practical day-by-day journey exploring Digital IC Design using Cadence Virtuoso — from schematics to layouts, DRC/LVS checks, parasitic extraction, and timing analysis.
schematic pex vlsi cadence-virtuoso vlsi-physical-design cmos digital-design custom-layout lvs ic-design drc learning-journal 45nm gdsii-flow post-layout-simulation eda-tools transistor-level-design
-
Updated
Jul 30, 2025