A custom 5-stage pipelined CPU implemented on FPGA and based on the VeSPA ISA, designed for educational exploration of computer architecture and digital design.
-
Updated
Nov 26, 2025 - Verilog
#
vespa-isa
Here is 1 public repository matching this topic...
Improve this page
Add a description, image, and links to the vespa-isa topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the vespa-isa topic, visit your repo's landing page and select "manage topics."