Skip to content

Chisel wrapper for the SpinalHDL VexiiRiscv CPU implementation, implementing Chipyard compatibility

License

Notifications You must be signed in to change notification settings

ucb-bar/vexiiriscv-tile

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

13 Commits
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Chipyard/Rocket-chip Tile Wrapper for the VexiiRiscv core

About

Chisel wrapper for the SpinalHDL VexiiRiscv CPU implementation, implementing Chipyard compatibility

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages