Skip to content

Releases: vrm-lab/Audio-Gain-Module-FPGA

v1.0.0-final

30 Jan 00:57
@vrm-lab vrm-lab
v1.0.0-final
9a02110
This commit was created on GitHub.com and signed with GitHub’s verified signature.
GPG key ID: B5690EEEBB952194
Verified
Learn about vigilant mode.

Choose a tag to compare

View all tags
v1.0.0-final Latest
Latest 
Revise README for Gain Module FPGA project

Updated project title and expanded README content with detailed descriptions of the gain module's functionality, architecture, data format, latency, control interface, verification, and project status.
Assets 2
Loading