batch: export FPGA IO width macro and merge output data for connection #1948
Triggered via pull request
February 24, 2025 07:38
xiaokamikami
Status
Success
Total duration
20m 48s
Artifacts
–
main.yml
on: pull_request
test-difftest-main
1m 46s
test-difftest-nutshell
18m 48s
test-difftest-vcs
14m 46s
test-difftest-fpga
7m 30s